

Brook\_BH\_ULT  
Schematics Document

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH


|                       |                              |                                                                               |          |  |  |
|-----------------------|------------------------------|-------------------------------------------------------------------------------|----------|--|--|
| <div>緯創資通</div>       |                              | <div>Wistron Corporation</div>                                                |          |  |  |
|                       |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |  |  |
| Title                 |                              |                                                                               |          |  |  |
| <div>Cover Page</div> |                              |                                                                               |          |  |  |
| Size<br>A4            | Document Number              |                                                                               | Rev      |  |  |
|                       | Brook BH                     |                                                                               | -1M      |  |  |
| Date:                 | Wednesday, February 04, 2015 | Sheet                                                                         | 1 of 106 |  |  |

# BROOK ULT Board Block Diagram

Project code : 4PD04X010001

PCB P/N : 14276

Revision : -1M




|              |                  |       |
|--------------|------------------|-------|
| CHARGER      | HPA02224         | 44    |
| INPUTS       | OUTPUTS          |       |
| DCBATOUT     | BT+              |       |
| SYSTEM DC/DC | RT6575B          | 45    |
| INPUTS       | OUTPUTS          |       |
| DCBATOUT     | 5V_s5<br>3D3V_s5 |       |
| CPU DC/DC    | RT6575B          | 46-47 |
| INPUTS       | OUTPUTS          |       |
| DCBATOUT     | VCC_CORE         |       |
| SYSTEM DC/DC | TPS51716         | 48    |
| INPUTS       | OUTPUTS          |       |
| DCBATOUT     | 1D05V_s0         |       |
| SYSTEM DC/DC | RT8231           | 49    |
| INPUTS       | OUTPUTS          |       |
| DCBATOUT     | 1D35V_s3         |       |
| SYSTEM LDO   | S13390D15        | 51    |
| INPUTS       | OUTPUTS          |       |
| 3D3V_s5      | 1D3V_s5          |       |

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

|                      |                              |                                                                                                             |          |
|----------------------|------------------------------|-------------------------------------------------------------------------------------------------------------|----------|
| <b>緯創資通</b>          |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |          |
| Title                |                              |                                                                                                             |          |
| <b>Block Diagram</b> |                              |                                                                                                             |          |
| Size                 | Document Number              | Rev                                                                                                         |          |
| Custom               | <b>Brook BH</b>              | <b>-1M</b>                                                                                                  |          |
| Date:                | Wednesday, February 04, 2015 | Sheet                                                                                                       | 2 of 106 |



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (THERMAL/CLOCK/PM)**

Size  
A4

Document Number


**Brook BH**

Rev  
**-1M**

Date: Wednesday, February 04, 2015

Sheet 4 of 106

SSID = CPU




|                                                                                                                                                |                              |                                                                                                             |      |           |
|------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-------------------------------------------------------------------------------------------------------------|------|-----------|
| Wistron Confidential document, Anyone can not<br>Duplicate, Modify, Forward or any other purpose<br>application without get Wistron permission |                              |                                                                                                             |      |           |
| Brook BH                                                                                                                                       |                              |                                                                                                             |      |           |
|                                                           |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |      |           |
| Title                                                                                                                                          |                              |                                                                                                             |      |           |
| <b>CPU (DDR)</b>                                                                                                                               |                              |                                                                                                             |      |           |
| Size                                                                                                                                           | Document Number              |                                                                                                             |      | Rev       |
|                                                                                                                                                |                              | <b>Brook BH</b>                                                                                             |      | <b>1M</b> |
| Date:                                                                                                                                          | Wednesday, February 04, 2015 | Sheet                                                                                                       | 5 of | 106       |

SSID = CPU

| Pin Name  | System Pull-up/Pull-down | Schematic Notes                                                                               |  |
|-----------|--------------------------|-----------------------------------------------------------------------------------------------|--|
| CFG[19:0] |                          | Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> . |  |

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort\*

| eDP Enable |                       |
|------------|-----------------------|
| CFG4       | 1:Disable<br>0:Enable |




| Signal Name | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Direction/ Buffer Type |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|
| CFG[19:0]   | <b>Configuration Signals:</b><br>The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"><li>• <b>CFG[3:0]:</b> Reserved configuration lane. A test point may be placed on the board for these lanes.</li><li>• <b>PCI Express* Static x16 Lane Numbering Reversal.</b><ul style="list-style-type: none"><li>—</li><li>—</li></ul></li><li>• <b>CFG[4]: eDP enable</b><ul style="list-style-type: none"><li>— 1 = Disabled</li><li>— 0 = Enabled</li></ul></li><li>• <b>[19:5]:</b> Reserved configuration lanes. A test point may be placed on the board for these lands.</li></ul> | I/O<br>GTL             |
| CFG_RCOMP   | Configuration resistance compensation.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | -                      |
| FC_x        | FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                        |

continued...

## 7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD\_TP – these signals should be routed to a test point
- RSVD\_NCTF – these signals are non-critical to function and may be left un-connected



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH


|             |                              |                                                                               |     |
|-------------|------------------------------|-------------------------------------------------------------------------------|-----|
| 緯創資通        |                              | Wistron Corporation                                                           |     |
|             |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |     |
| Title       |                              |                                                                               |     |
| CPU (CFG)   |                              |                                                                               |     |
| Size Custom | Document Number              |                                                                               | Rev |
|             | Brook BH                     |                                                                               | -1M |
| Date:       | Wednesday, February 04, 2015 | Sheet 6 of                                                                    | 106 |



SSID = CPU

HDMI

DP to Display Port



eDP

eDP x4 reserve

Layout Note:

Design Guideline:  
EDP\_COMP keep routing length max 100 mils.  
Trace Width:20 mils.

| Signal    | Trace Width | Isolation Spacing | Resistor Value | Length         |
|-----------|-------------|-------------------|----------------|----------------|
| eDP_RCOMP | 20 mils     | 25 mils           | 24.9 Ω ±1%     | Max = 100 mils |


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

|                                                                            |                              |                     |          |
|----------------------------------------------------------------------------|------------------------------|---------------------|----------|
| 緯創資通                                                                       |                              | Wistron Corporation |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                              |                     |          |
| Title                                                                      |                              |                     |          |
| CPU (DDI/EDP)                                                              |                              |                     |          |
| Size                                                                       | Document Number              |                     | Rev      |
| A4                                                                         | Brook BH                     |                     | -1M      |
| Date:                                                                      | Wednesday, February 04, 2015 | Sheet               | 8 of 106 |


1D35V\_CPU\_VDDQ\_S3

Power current=3A




For Intel Recommend EE Part

1V\_CPU\_CORE




1V\_CPU\_CORE


Power current=40A



1V\_CPU\_CORE



1V\_CPU\_CORE



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size  
A4

Document Number

Brook BH

Rev






-1M

Date: Wednesday, February 04, 2015







Sheet 10 of 106

擺放電容的位置請參考 Page 21, 每個位置如下

MAX: 3.074A



MAX: 0.285A




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

|                  |                              |                 |
|------------------|------------------------------|-----------------|
| Title            |                              |                 |
| CPU (Power CAP2) |                              |                 |
| Size             | Document Number              | Rev             |
| Custom           | Brook BH                     | -1M             |
| Date:            | Wednesday, February 04, 2015 | Sheet 11 of 106 |

## SSID = MEMORY



Note:

If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30




If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32

**SODIMM Memory Connectivity and Topology**

ODT Signal Connectivity and Support


ODRS3, SODIMM design. Initial recommends ODT signals not to be routed between CPU and DIMM on platform, leave ODT at CPU as no-connect (open), and tie DIMM ODT to VDDQ through FET and resistor. The reason for this additional ODT-control is that the ODT signal is not needed to be driven by the CPU. The VTT VDDQ VTT during low power states, as ODT signal is terminated to VTT through RTT on SODIMM. The ODT value for DRS3 SODIMM 1-DCP platform will be encoded in the write command and use RTT\_NOM = 0 and RTT\_LSE = (68, 128) ohm

- CPU ODT output would be NOCON
- SODIMM ODT input should be tied to VDDQ through a FET and a resistor to SUPPLY




|                                                                                                                                                 |                              |                                                                                                                  |     |
|-------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------------------------------------------------------------------------------------------|-----|
| <p>Wistron Confidential document, Anyone can not duplicate, Modify, Forward or any other purpose application without get Wistron permission</p> |                              |                                                                                                                  |     |
| <p>Brook BH</p>                                                                                                                                 |                              |                                                                                                                  |     |
| <p><b>緯創資通</b></p>                                                                                                                              |                              | <p><b>Wistron Corporation</b><br/>21F, B8, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.</p> |     |
| <p>Title</p>                                                                                                                                    |                              |                                                                                                                  |     |
| <p><b><u>DDR3-SODIMM1</u></b></p>                                                                                                               |                              |                                                                                                                  |     |
| Size                                                                                                                                            | Document Number              |                                                                                                                  | Rev |
| A2                                                                                                                                              | Brook BH                     |                                                                                                                  | -1M |
| Date                                                                                                                                            | Wednesday, February 01, 2015 | Sheet 12 of                                                                                                      | 106 |

**SSID = MEMORY**




**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA





**Layout Note:**  
Place these Caps near  
SO-DIMMB.



### SODIMM B DECOUPLING



Place these caps close to  
VTT1 and VTT2.



Close RAM3 CA & DQ pin



For Intel Recommend Close to DIMM

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                     |                              |           |           |
|---------------------|------------------------------|-----------|-----------|
| Title               |                              |           |           |
| <b>DDR3-SODIMM2</b> |                              |           |           |
| Size                | Document Number              | Rev       |           |
| Custom              | <b>Brook_BH</b>              | <b>-1</b> |           |
| Date:               | Wednesday, February 04, 2015 | Sheet     | 13 of 106 |



## USB Table

| Pair | Device       |
|------|--------------|
| 0    | USB3.0 Port0 |
| 1    | USB3.0 Port1 |
| 2    | USB3.0 Port2 |
| 3    | USB3.0 Port3 |
| 4    | BT           |
| 5    | TOUCH SCREEN |
| 6    | CCD          |
| 7    | Card Reader  |

### GPU PEG BUS

76 PEG\_RX\_CPU\_N0 >>> F10  
76 PEG\_RX\_CPU\_P0 >>> E10  
PX C1605 1 SCD1U16V2KX-L-GP PEG TX CPU N0 C23  
76 PEG\_TX\_CON\_N0 <<< C1606 1 SCD1U16V2KX-L-GP PEG TX CPU P0 C22  
76 PEG\_TX\_CON\_P0 <<< PX

76 PEG\_RX\_CPU\_N1 >>> F8  
76 PEG\_RX\_CPU\_P1 >>> E8  
PX C1607 1 SCD1U16V2KX-L-GP PEG TX CPU N1 B23  
76 PEG\_TX\_CON\_N1 <<< C1608 1 SCD1U16V2KX-L-GP PEG TX CPU P1 A23  
76 PEG\_TX\_CON\_P1 <<< PX

76 PEG\_RX\_CPU\_N2 >>> H10  
76 PEG\_RX\_CPU\_P2 >>> G10  
PX C1613 1 SCD1U16V2KX-L-GP PEG TX CPU N2 B21  
76 PEG\_TX\_CON\_N2 <<< C1614 1 SCD1U16V2KX-L-GP PEG TX CPU P2 C21  
76 PEG\_TX\_CON\_P2 <<< PX

76 PEG\_RX\_CPU\_N3 >>> F6  
76 PEG\_RX\_CPU\_P3 >>> E6  
PX C1615 1 SCD1U16V2KX-L-GP PEG TX CPU N3 B22  
76 PEG\_TX\_CON\_N3 <<< C1616 1 SCD1U16V2KX-L-GP PEG TX CPU P3 A21  
76 PEG\_TX\_CON\_P3 <<< PX

### LAN

31 PCIE\_RX\_CPU\_N3 >>> G11  
31 PCIE\_RX\_CPU\_P3 >>> F11  
C1621 1 SCD1U16V2KX-L-GP PCIE TX CPU N3 C29  
31 PCIE\_TX\_LAN\_N3 <<< C1622 1 SCD1U16V2KX-L-GP PCIE TX CPU P3 B30  
31 PCIE\_TX\_LAN\_P3 <<< PX

### WLAN


61.89 PCIE\_RX\_CPU\_N4 >>> G13  
61.89 PCIE\_RX\_CPU\_P4 >>> F13  
C1619 1 SCD1U16V2KX-L-GP PCIE TX CPU N4 B29  
61.89 PCIE\_TX\_WLAN\_N4 <<< C1620 1 SCD1U16V2KX-L-GP PCIE TX CPU P4 A29  
61.89 PCIE\_TX\_WLAN\_P4 <<< PX

### for Broadwell 3D Camera

38 USB30\_RX\_CPU\_N3 >>> G17  
38 USB30\_RX\_CPU\_P3 >>> F17  
C30 1 SCD1U16V2KX-L-GP USB30 TX CPU N3 C31  
38 USB30\_TX\_CPU\_N3 <<< C31 1 SCD1U16V2KX-L-GP USB30 TX CPU P3 A31  
38 USB30\_TX\_CPU\_P3 <<< PX

37 PCIE\_RX\_CPU\_N2 >>> F15  
37 PCIE\_RX\_CPU\_P2 >>> G15  
C1623 1 SCD1U16V2KX-L-GP PCIE TX CPU N2 B31  
37 PCIE\_TX\_USB\_N2 <<< C1624 1 SCD1U16V2KX-L-GP PCIE TX CPU P2 A31  
37 PCIE\_TX\_USB\_P2 <<< PX


### for Haswell 3D Camera



### Layout Note:

1. PCIE\_RCOMP/ PCIE\_IREF trace width=12-15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

| Signal     | Trace Width                                                                                                  | Isolation Spacing                                | Resistor Value                                    | Length               |
|------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------|---------------------------------------------------|----------------------|
| PCIE_RCOMP | 4 mils min (breakout) 12-15 mils (trace)<br><b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm). | At least 12 mils to any adjacent high speed I/O. | 3k ohm ±1% pulled to VCCUSB3PLL.                  | Max total = 500 mils |
| PCIE_IREF  | 4 mils min (breakout) 12-15 mils (trace)<br><b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm). | At least 12 mils to any adjacent high speed I/O. | No resistor. Must connect directly to VCCUSB3PLL. | Max total = 500 mils |



USB2N0 AN8 >>> USB\_CPU\_PN0 36  
USB2P0 AM8 >>> USB\_CPU\_PP0 36  
USB2N1 AR7 >>> USB\_CPU\_PN1 35  
USB2P1 AT7 >>> USB\_CPU\_PP1 35  
USB2N2 AR8 >>> USB\_CPU\_PN2 66  
USB2P2 AP8 >>> USB\_CPU\_PP2 66  
USB2N3 AR10 >>> USB\_CPU\_PN3 66  
USB2P3 AT10 >>> USB\_CPU\_PP3 66  
USB2N4 AM15 >>> USB\_CPU\_PN4 61.89  
USB2P4 AL15 >>> USB\_CPU\_PP4 61.89  
USB2N5 AM13 >>> USB\_CPU\_PN5 55  
USB2P5 AN13 >>> USB\_CPU\_PP5 55  
USB2N6 AP11 >>> USB\_CPU\_PN6 55  
USB2P6 AN11 >>> USB\_CPU\_PP6 55  
USB2N7 AR13 >>> USB\_CPU\_PN7 33  
USB2P7 AP13 >>> USB\_CPU\_PP7 33

### USB port0

### USB port1

### USB port2

### USB port3

### BT

### TOUCH SCREEN


### CCD

### Card Reader

### USB 3.0 port0

### USB 3.0 port1

USB3RN1 G20 >>> USB30\_RX\_CPU\_N1 35.89  
USB3RP1 H20 >>> USB30\_RX\_CPU\_P1 35.89  
USB3TN1 C33 >>> USB30\_TX\_CPU\_N1 35  
USB3TP1 B34 >>> USB30\_TX\_CPU\_P1 35  
USB3RN2 F18 >>> USB30\_RX\_CPU\_N2 35.89  
USB3RP2 F18 >>> USB30\_RX\_CPU\_P2 35.89  
USB3TN2 B33 >>> USB30\_TX\_CPU\_N2 35  
USB3TP2 A33 >>> USB30\_TX\_CPU\_P2 35



### Layout Note:

1. USB\_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil

## USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

| Signal     | Trace Width                                                                                                  | Isolation Spacing                                | Resistor Value                                    | Length               |
|------------|--------------------------------------------------------------------------------------------------------------|--------------------------------------------------|---------------------------------------------------|----------------------|
| PCIE_RCOMP | 4 mils min (breakout) 12-15 mils (trace)<br><b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm). | At least 12 mils to any adjacent high speed I/O. | 3k ohm ±1% pulled to VCCUSB3PLL.                  | Max total = 500 mils |
| PCIE_IREF  | 4 mils min (breakout) 12-15 mils (trace)<br><b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm). | At least 12 mils to any adjacent high speed I/O. | No resistor. Must connect directly to VCCUSB3PLL. | Max total = 500 mils |


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

緯創資通


Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.










|                                    |                                    |                   |
|------------------------------------|------------------------------------|-------------------|
| Title<br><b>CPU (PCI/USB)</b>      |                                    |                   |
| Size<br>A3                         | Document Number<br><b>Brook BH</b> | Rev<br><b>-1M</b> |
| Date: Wednesday, February 04, 2015 | Sheet 16 of 106                    |                   |



| Bit  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31:3 | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 2    | <p><b>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN)</b> - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSX (instead of pulling-up to the SUS as historically been the case).</p> <p>When this bit is '0':</p> <ul style="list-style-type: none"> <li>Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.</li> <li>Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled.</li> </ul> <p><b>NOTE:</b> Deep Sx disabled configuration must leave this bit at '0'.</p> |

| DSWODVREN - On Die DSW VR Enable |                   |
|----------------------------------|-------------------|
| HIGH                             | Enabled (DEFAULT) |
| LOW                              | Disabled          |








Table 27. Socket 2 Module Configuration

| State # | Module Configuration Decodes |                   |                   |                  | Module Type and Main Host Interface <sup>1</sup> | Port Configuration <sup>2</sup> |
|---------|------------------------------|-------------------|-------------------|------------------|--------------------------------------------------|---------------------------------|
|         | CONFIG_0 (Pin 21)            | CONFIG_1 (Pin 69) | CONFIG_2 (Pin 75) | CONFIG_3 (Pin 1) |                                                  |                                 |
| 0       | GND                          | GND               | GND               | GND              | SSD - SATA                                       | N/A                             |
| 1       | GND                          | N/C               | GND               | GND              | SSD - PCIe                                       | N/A                             |


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**CPU (RTC/LPC/SATA/HDA)**


**Brook BH**

**-1M**

Date: Wednesday, February 04, 2015 Sheet 19 of 106



1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3, "Loop Inductance Reduction Decoupling" on page 532](#).



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**CPU (POWER1)**Size  
A3

|                 |  |
|-----------------|--|
| Document Number |  |
|-----------------|--|



## Brook BH

|     |     |
|-----|-----|
| Rev | -1M |
|-----|-----|

Date: Wednesday, February 04, 2015

Sheet 2




106



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

|                   |                              |                                                                                                             |                 |
|-------------------|------------------------------|-------------------------------------------------------------------------------------------------------------|-----------------|
| <b>緯創資通</b>       |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| Title             |                              |                                                                                                             |                 |
| <b>CPU (RSVD)</b> |                              |                                                                                                             |                 |
| Size              | Document Number              |                                                                                                             | Rev             |
| Custom            | <b>Brook_BH</b>              |                                                                                                             | <b>-1M</b>      |
| Date:             | Wednesday, February 04, 2015 |                                                                                                             | Sheet 22 of 106 |



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



|                   |                             |                                                                                                                                                                                     |        |
|-------------------|-----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| Brook BH          |                             |  <b>緯創資通</b><br>21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsichin,<br>Taipei Hsien 221, Taiwan, R.O.C. |        |
| Title             |                             |                                                                                                                                                                                     |        |
| <b>KBC KB9038</b> |                             |                                                                                                                                                                                     |        |
| Size              | Document Number             |                                                                                                                                                                                     | Rev    |
| A2                | <b>Brook BH</b>             |                                                                                                                                                                                     | -1M    |
| Date              | Thursday, February 12, 2005 | Sheet 24                                                                                                                                                                            | of 106 |

# SSID = Flash.ROM

## SPI FLASH ROM (3M byte) for PCH

*SPI ROM Equal length need to less than 500mil*

SPI FLASH ROM (8M byte)

1ST= 072.02564.0001(AMIC A25LQ64M)

2ND=072.25B64.0001(Gigadevice GD25B64BSIGR)

purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)

72.25647.00A (MXIC MX25L6473EM2I)







Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)






# SSID = RBAT



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

|                                                                                                                      |                              |
|----------------------------------------------------------------------------------------------------------------------|------------------------------|
| <b>緯創資通</b> <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                              |
| Title                                                                                                                |                              |
| <b>Flash(KBC+PCH)/RTC</b>                                                                                            |                              |
| Size                                                                                                                 | Document Number              |
| A3                                                                                                                   | Brook BH                     |
| Date:                                                                                                                | Wednesday, February 04, 2015 |
| Sheet                                                                                                                | 25 of 106                    |
| Rev                                                                                                                  | -1M                          |




Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

|                                   |                              |          |           |
|-----------------------------------|------------------------------|----------|-----------|
| Title                             |                              | Rev      |           |
| Thermal 7718/Fan Controller P2793 |                              | -1M      |           |
| Size                              | Document Number              | Rev      |           |
| A3                                |                              | Brook BH |           |
| Date:                             | Wednesday, February 04, 2015 | Sheet    | 26 of 106 |


**SSID = AUDIO**






|                                                                                                   |                              |                                                                                                             |           |
|---------------------------------------------------------------------------------------------------|------------------------------|-------------------------------------------------------------------------------------------------------------|-----------|
|  <b>緯創資通</b> |                              | <b>Wistron Corporation</b><br>21F, 88, Sec.2, Hsin Tai Wu Rd., Hsichai,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                                                                                             |                              |                                                                                                             |           |
| <b>Audio Codec ALC255</b>                                                                         |                              |                                                                                                             |           |
| Size                                                                                              | Document Number              | Rev                                                                                                         |           |
| <b>Brook BH</b>                                                                                   |                              | <b>-1M</b>                                                                                                  |           |
| Date:                                                                                             | Wednesday, February 04, 2015 | Sheet                                                                                                       | 27 of 106 |

SSID = AUDIO


Speaker



Combo Jack






緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



For RTL8111G(S)  
 \* Place C3121 to C3124 close to each VDD10 pin--3, 8,

C3124: close to Pin8  
 C3125: close to Pin30  
 C3126: close to Pin3  
 C3127: close to Pin22





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission






Brook\_BH

|                                                                            |                              |                            |           |
|----------------------------------------------------------------------------|------------------------------|----------------------------|-----------|
| <b>緯創資通</b>                                                                |                              | <b>Wistron Corporation</b> |           |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                              |                            |           |
| Title                                                                      |                              |                            |           |
| <b>LAN (RTL8111G(S))</b>                                                   |                              |                            |           |
| Size                                                                       | Document Number              | Rev                        |           |
| A3                                                                         | Brook BH                     | -1M                        |           |
| Date:                                                                      | Wednesday, February 04, 2015 | Sheet                      | 31 of 106 |

## SSID = LAN



022.10001.00F1  
2nd = 022.10001.0F21






12/23 修改家電下鄉 PD

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                     |                              |             |     |
|---------------------|------------------------------|-------------|-----|
| Title               |                              |             |     |
| (LAN+VGA) CONNECTOR |                              |             |     |
| Size A3             | Document Number              | Rev         |     |
|                     | Brook BH                     | -1M         |     |
| Date:               | Wednesday, February 04, 2015 | Sheet 32 of | 106 |







Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



Brook\_BH

|                                                    |                                           |                                                                                                          |                                           |
|----------------------------------------------------|-------------------------------------------|----------------------------------------------------------------------------------------------------------|-------------------------------------------|
| <b>緯創資通</b>                                        |                                           | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                                           |
| <b>Title</b><br><b>Card Reader CONN (Reserved)</b> |                                           |                                                                                                          |                                           |
| <b>Size</b><br>A3                                  | <b>Document Number</b><br><b>Brook BH</b> | <b>Rev</b><br><b>-1M</b>                                                                                 | <b>Date:</b> Wednesday, February 04, 2015 |
| <b>Sheet</b> 33                                    |                                           | <b>of</b> 106                                                                                            |                                           |

## Low Active 2A



11/18 SB Change to 5V\_S5



## USB 3.0 Connector Pin definition

|   |                          |
|---|--------------------------|
| 1 | POWER                    |
| 2 | USB 2.0 D-               |
| 3 | USB 2.0 D+               |
| 4 | GND                      |
| 5 | StdA_SSRX- SuperSpeed RX |
| 6 | StdA_SSRX+               |
| 7 | GND                      |
| 8 | StdA_SSTX- SuperSpeed TX |
| 9 | StdA_SSTX+               |

## AFTP TESTPOINT

|                 |                 |       |
|-----------------|-----------------|-------|
| USB30_TX_CON_P1 | USB30_TX_CON_P1 | 89    |
| USB30_TX_CON_N1 | USB30_TX_CON_N1 | 89    |
| USB_CON_PN0     | USB_CON_PN0     | 89    |
| USB_CON_PP0     | USB_CON_PP0     | 89    |
| USB30_RX_CPU_P1 | USB30_RX_CPU_P1 | 16,89 |
| USB30_RX_CPU_N1 | USB30_RX_CPU_N1 | 16,89 |
| USB30_TX_CON_P2 | USB30_TX_CON_P2 | 89    |
| USB30_TX_CON_N2 | USB30_TX_CON_N2 | 89    |
| USB_CON_PN1     | USB_CON_PN1     | 89    |
| USB_CON_PP1     | USB_CON_PP1     | 89    |
| USB30_RX_CPU_P2 | USB30_RX_CPU_P2 | 16,89 |
| USB30_RX_CPU_N2 | USB30_RX_CPU_N2 | 16,89 |


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|                                  |                                    |                   |
|----------------------------------|------------------------------------|-------------------|
| Title<br><b>USB 3.0</b>          |                                    |                   |
| Size<br>A3                       | Document Number<br><b>Brook BH</b> | Rev<br><b>-1M</b> |
| Date: Tuesday, February 10, 2015 | Sheet 35 of 106                    |                   |



20150115 -1

| Device Control Pins |      |      |      |          |
|---------------------|------|------|------|----------|
| Flow Line Condition | CTL1 | CTL2 | CTL3 | ILIM_SEL |
| DCH                 | 0    | 0    | 0    | X        |
| CDP                 | 1    | 1    | 1    | 1        |
| SDP2                | 1    | 1    | 1    | 0        |
| SDP1                | 1    | 1    | 0    | X        |
|                     | 0    | 1    | 0    | X        |
| DCP_SHORT           | 1    | 0    | 0    | X        |
| DCP_DIVIDER         | 1    | 0    | 1    | X        |
|                     | 0    | 0    | 1    | 0        |
| DCP_Auto            | 0    | 1    | 1    | X        |

### 3. Electrical Safety for USB3.0 Port

2.0 A  $\leq$  Measurement value  $\leq$  2.2 A : Pass

1.9 A  $\leq$  Measurement value  $<$  2.0 A or 2.2 A  $<$  Measurement value  $\leq$  2.4 A : Marginal








If this result is "Marginal", 4 more samples (Total 5 samples) must be measured for each port.

And it must be confirmed that the values of 5 samples can meet our requirement (1.9 A - 2.4 A).

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission


Brook\_BH

|                                                                               |                                    |                            |                   |
|-------------------------------------------------------------------------------|------------------------------------|----------------------------|-------------------|
| <b>緯創資通</b>                                                                   |                                    | <b>Wistron Corporation</b> |                   |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                    |                            |                   |
| <b>USB Charger</b>                                                            |                                    |                            |                   |
| Size<br>A3                                                                    | Document Number<br><b>Brook BH</b> |                            | Rev<br><b>-1M</b> |
| Date: Wednesday, February 04, 2015                                            | Sheet 36                           | of 106                     |                   |





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

|                                                                                                                           |                              |                 |
|---------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|
| Brook_BH<br><b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C. |                              |                 |
| Title                                                                                                                     |                              |                 |
| PCIE to USB                                                                                                               |                              |                 |
| Size B                                                                                                                    | Document Number              | Rev             |
|                                                                                                                           | Brook BH                     | -1M             |
| Date:                                                                                                                     | Wednesday, February 04, 2015 | Sheet 37 of 106 |





20141013 Rober

for Broadwell 3D Camera



Preserve schematic

3D\_Camera  
20.K0329.010




20140926 change to low enable by Brian

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

|                                                                                                                  |                             |
|------------------------------------------------------------------------------------------------------------------|-----------------------------|
| <b>緯創資通</b><br>Wistron Corporation<br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                             |
| <b>USB Redriver</b>                                                                                              |                             |
| Title<br>Size A3                                                                                                 | Document Number<br>Brook BH |
| Date: Wednesday, February 04, 2015                                                                               | Sheet 38 of 106             |



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DS3**

Size

A4

Document Number

**Brook BH**

Rev

**-1M**



Date: Wednesday, February 04, 2015

Sheet 39 of 106



## Power Sequence



## ANNIE Run Power



### *Discharge circuit*



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**Brook\_BH**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                           |
|-------|---------------------------|
| Title | <b>Connected Standby1</b> |
|-------|---------------------------|

|                                    |                                    |                   |
|------------------------------------|------------------------------------|-------------------|
| Size<br>A2                         | Document Number<br><b>Brook_BH</b> | Rev<br><b>-1M</b> |
| Date: Wednesday, February 04, 2015 | Sheet 40 of 106                    |                   |


Date: Wednesday, February 04, 2015 Sheet 40 of 106




**SSID = Charger**

| Date            | PM 12.5 $\mu\text{m}$ | Adipic Acids | AC/PM12.5 ( $\mu\text{m}$ ) | AC/PM10 ( $\mu\text{m}$ ) | AC/PM2.5 ( $\mu\text{m}$ ) | PM10  | PM2.5           |       |
|-----------------|-----------------------|--------------|-----------------------------|---------------------------|----------------------------|-------|-----------------|-------|
|                 |                       |              |                             |                           |                            |       | Count to Volume | PM2.5 |
| 4/10 AC + Sams  | High                  | 3.1          | 100%                        | 1.10                      | 1.10                       | 0.906 | 0.7             | 0.7   |
| 4/10 AC + Sams  | High                  | 3.17         | 100%                        | 1.67                      | 1.67                       | 0.906 | 0.6             | 0.6   |
| 10/7 AC + Sams  | High                  | 2.62         | 100%                        | 1.00                      | 1.00                       | 0.979 | 0.6             | 0.6   |
| 10/9 AC + Sams  | High                  | 4.3          | 100%                        | 1.83                      | 1.83                       | 0.906 | 0.6             | 0.6   |
| 12/9 AC + Sams  | High                  | 6.5          | 100%                        | 3.22                      | 3.22                       | 1.278 | 1.1             | 1.1   |
| 12/10 AC + Sams | High                  | 5.1          | 100%                        | 2.65                      | 2.65                       | 1.64  | 1.0             | 1.0   |

|        | 45W                 | 90W                 |
|--------|---------------------|---------------------|
| PR4404 | 20m(64.R0205.7FL)   | 10m(64.R0105.7FL)   |
| PR4407 | 60.4K(64.60425.6DL) | 60.4K(64.60425.6DL) |
| PR4401 | 100K(64.10035.L3L)  | 100K(64.10035.L3L)  |








adapter 65W and 90W  
AC mode (default:120% ):  
set up the value by PR4401 and



24,43,89 BAT\_SCL << >>

24,43,89 BAT\_SDA << >>



| Battery OCP   |    | R3   | R4    |
|---------------|----|------|-------|
| 6 Cell (3S2P) | 7A | 105K | 52.3K |
| 4 Cell (4S1P) | 4A | 165K | 52.3K |

| Battery UVP   |     | R5   | R6    |
|---------------|-----|------|-------|
| 6 Cell (3S2P) | 9V  | 165K | 71.5K |
| 4 Cell (4S1P) | 12V | 110K | 71.5K |

| Battery OVP   |       | R7    | R8    |
|---------------|-------|-------|-------|
| 6 Cell (3S2P) | 13.2V | 90.9K | 71.5K |
| 4 Cell (4S1P) | 17.6V | 51.1K | 71.5K |

# SSID = PWR.Plane.Regulator\_3p3v5v






Figure 6. RT6575B Timing




11/18 R4913 and R4914 need to change R4513and R4514



**SSID = CPU.Regulator**


|        |      |       |              |
|--------|------|-------|--------------|
|        | 15W  | 28W   | note         |
| PR4614 | 680K | 523K  | Setting IMAX |
| PR4617 | 100K | 100K  | Freq=1.2M Hz |
| PR4611 | 475K | 383K  | 15W          |
| PR4612 | 75K  | 75K   | OCF          |
| PR4607 | 2K87 | 2K87  | LL           |
| PT1001 | DY   | Mount | POS-CAP      |




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                              |                              |             |            |
|------------------------------|------------------------------|-------------|------------|
| Title                        |                              |             |            |
| <b>TPS51624 CPUCORE(1/2)</b> |                              |             |            |
| Size Custom                  | Document Number              |             | Rev        |
|                              | <b>Brook BH</b>              |             | <b>-1M</b> |
| Date:                        | Wednesday, February 04, 2015 | Sheet 46 of | 106        |







VID  
Logic-High = 0.75V  
Logic-Low = 0.3V



OCP setting



PWR\_1D05V VDD



PU4801  
RT8231AGQW-GP  
074.08231.0073

PWR\_1D05V BOOT

PWR\_1D05V HG

PWR\_1D05V PH

PWR\_1D05V LG

PWR\_1D05V VDDQ

PWR\_1D05V FB

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

PWR\_1D05V VTTREF

7,40,51 1D05V\_S0\_PWRGD

PWR\_DCBATOUT\_1D05V

PWR\_1D05V PG

PWR\_1D05V TON

PWR\_1D05V S5 EN

PWR\_1D05V S3 EN

VLD0IN 1D05

VTTGND

VTT 1D05

VTTSNS



VTTREF

VTTREF

VTTREF

VTTREF


VTTREF



| State | S3 | S5 | VDDR | VTTREF | VTT        |
|-------|----|----|------|--------|------------|
| S0    | Hi | Hi | On   | On     | On         |
| S3    | Lo | Hi | On   | On     | Off (Hi-Z) |
| S4/S5 | Lo | Lo | Off  | Off    | Off        |

Close to output cap pin1, not inside of the output cap

PG4810  
GAP-CLOSE-PWR



Vout Setting  
 $V_{out} = V_{ref} * (1 + R1/R2)$   
 $= 0.675 * (1 + 11.3K / 20K)$   
 $= 1.056 V$

VID vs Vref Table  
VID Logic-High => Vref = 0.675 V  
VID Logic-Low => Vref = 0.75 V  
note. Vref can only be changed form 0.675v to 0.75v after power-on

PWR\_DCBATOUT\_1D05V

PC4813

PC4814

PC4815

PU4802

SM3319NSQAC-TRG-GP

2nd = 84.07410.A37  
3rd = 84.08067.A37

PL4801

IND-1UH-206

68.1R01E.10U

PU4803

SM3319NSQAC-TRG-GP

2nd = 84.07410.A37  
3rd = 84.08067.A37

PC4807


PC4808

PC4809

PC4812

PC4811

PC4810



Design Current :3A  
OCP >4.5A

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook\_BH

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

| DC to DC 1D05V(SY8208D)           |                 |         |
|-----------------------------------|-----------------|---------|
| Size A3                           | Document Number | Rev -1M |
| Date: Thursday, February 05, 2015 | Sheet 48 of 106 |         |

**SSID = PWR.Plane.Regulator\_1p2v0p6v**

## RT8231 for VDDQ




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                         |                              |             |            |
|-------------------------|------------------------------|-------------|------------|
| Title                   |                              |             |            |
| <b>RT8231(VDDQ_VTT)</b> |                              |             |            |
| Size Custom             | Document Number              |             | Rev        |
|                         | <b>Brook BH</b>              |             | <b>-1M</b> |
| Date:                   | Wednesday, February 04, 2015 | Sheet 49 of | 106        |

**TLV70215 for 1D5V\_S0**  
**Enable=1.5V**  
**Disable=0.4V**




Brook\_BH

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.








|                       |                              |             |            |
|-----------------------|------------------------------|-------------|------------|
| Title                 |                              |             |            |
| <b>1D5V_S0 SYW232</b> |                              |             |            |
| Size<br>Custom        | Document Number              |             | Rev        |
|                       | <b>Brook BH</b>              |             | <b>-1M</b> |
| Date:                 | Wednesday, February 04, 2015 | Sheet 51 of | 106        |

Main Func = LCD

| Pin count |  | EDP 4Lanes+CCD       |
|-----------|--|----------------------|
| 1         |  | GND                  |
| 2         |  | eDP_AUX_CON_P        |
| 3         |  | eDP_AUX_CON_N        |
| 4         |  | GND                  |
| 5         |  | eDP_TX_CON_P0        |
| 6         |  | eDP_TX_CON_N0        |
| 7         |  | GND                  |
| 8         |  | eDP_TX_CON_P1        |
| 9         |  | eDP_TX_CON_N1        |
| 10        |  | GND                  |
| 11        |  | eDP_TX_CON_P2        |
| 12        |  | eDP_TX_CON_N2        |
| 13        |  | GND                  |
| 14        |  | eDP_TX_CON_P3        |
| 15        |  | eDP_TX_CON_N3        |
| 16        |  | eDP_HPD_CON          |
| 17        |  | LCDVDD(3V)           |
| 18        |  | LCDVDD(3V)           |
| 19        |  | LCDVDD(3V)           |
| 20        |  | LCDVDD(3V)           |
| 21        |  | TOUCH_DETR#          |
| 22        |  | TOUCH_GND/ TOUCH_RST |
| 23        |  | TOUCH_EN/ TOUCH_INT  |
| 24        |  | Touch_PWR(3V5V)      |
| 25        |  | USB_PP6/ SCL         |
| 26        |  | USB_PP6/ SDA         |
| 27        |  | 3D3V_CAMERA_S0       |
| 28        |  | USB_CAMERA_P         |
| 29        |  | USB_CAMERA_N         |
| 30        |  | GND                  |
| 31        |  | GND                  |
| 32        |  | GND                  |
| 33        |  | GND                  |
| 34        |  | GND                  |
| 35        |  |                      |
| 36        |  |                      |
| 37        |  | DCBATOUT_LCD         |
| 38        |  | DCBATOUT_LCD         |
| 39        |  | DCBATOUT_LCD         |
| 40        |  | DCBATOUT_LCD         |



Inverter Power



|                |                |    |
|----------------|----------------|----|
| USB_CON_PP6    | USB_CON_PP6    | 89 |
| USB_CON_PN6    | USB_CON_PN6    | 89 |
| TS_USB_CON_N   | TS_USB_CON_N   | 89 |
| TS_USB_CON_P   | TS_USB_CON_P   | 89 |
| 3D3V_CAMERA_S0 | 3D3V_CAMERA_S0 | 89 |
| TOUCH_DETR#    | TOUCH_DETR#    | 89 |
| TOUCH_S_RST#_R | TOUCH_S_RST#_R | 89 |
| TS_S0          | TS_S0          | 89 |
| eDP_TX_CON_P3  | eDP_TX_CON_P3  | 89 |
| eDP_TX_CON_N3  | eDP_TX_CON_N3  | 89 |
| eDP_TX_CON_P2  | eDP_TX_CON_P2  | 89 |
| eDP_TX_CON_N2  | eDP_TX_CON_N2  | 89 |
| eDP_AUX_CON_P  | eDP_AUX_CON_P  | 89 |
| eDP_AUX_CON_N  | eDP_AUX_CON_N  | 89 |
| eDP_TX_CON_P0  | eDP_TX_CON_P0  | 89 |
| eDP_TX_CON_N0  | eDP_TX_CON_N0  | 89 |
| eDP_TX_CON_P1  | eDP_TX_CON_P1  | 89 |
| eDP_TX_CON_N1  | eDP_TX_CON_N1  | 89 |
| TOUCH_INTR#    | TOUCH_INTR#    | 89 |
| eDP_HPD_CON    | eDP_HPD_CON    | 89 |
| eDP_BLEN_CON   | eDP_BLEN_CON   | 89 |
| eDP_BLCTRL_CON | eDP_BLCTRL_CON | 89 |











AFTP TESTPOINT

<Core Design>

|                                                                            |                          |
|----------------------------------------------------------------------------|--------------------------|
| 緯創資通 Wistron Corporation                                                   |                          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |
| Title LCD Connector                                                        |                          |
| Size A3                                                                    | Document Number Brook BH |
| Date: Thursday, February 12, 2015                                          | Sheet 55 of 106          |

SSID = Display

VGA RTD2168












SSID = VIDEO

# HDMI Level Shifter & Conn

## HDMI CONN

Close to HDMI Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

|                         |                              |                                                                               |           |
|-------------------------|------------------------------|-------------------------------------------------------------------------------|-----------|
| 緯創資通                    |                              | Wistron Corporation                                                           |           |
|                         |                              | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                   |                              |                                                                               |           |
| HDMI Level Shifter&Conn |                              |                                                                               |           |
| Size                    | Document Number              | Rev                                                                           |           |
| Custom                  | Brook BH                     | -1M                                                                           |           |
| Date                    | Wednesday, February 04, 2015 | Sheet                                                                         | 57 of 106 |

## Mini Card Connector (ISO 2.11a/b/y/n)



|     |     |
|-----|-----|
| Rev | -1M |
|-----|-----|

SSID = mSATA

# Mini Card Connector(mSATA)

## 17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports


The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

| Condition | PCIe Only | SATA Only          | PCIe/SATA         |
|-----------|-----------|--------------------|-------------------|
| PCH Tx    | 100 nF    | 10 nF              | 100 nF            |
| PCH Rx    | None      | 10 nF <sup>2</sup> | None <sup>3</sup> |

### Notes:

- For PCIe only application, please refer to the PCIe guidelines for details.
- For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
- For PCIe/SATA muxed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.



Pin define from PCH and socket side.

|              | High (1) | Low (0) |
|--------------|----------|---------|
| PCH GPIO     | SATA     | PCIe    |
| M.2 CONFIG_1 | PCIe**   | SATA    |

\*\* Native: Internal Pull-Up (15k-40k) when function.

Table 27. Socket 2 Module Configuration

| State # | Module Configuration Decodes |                   |                   |                  | Module Type and Main Host Interface <sup>1</sup> | Port Configuration <sup>2</sup> |
|---------|------------------------------|-------------------|-------------------|------------------|--------------------------------------------------|---------------------------------|
|         | CONFIG_0 (Pin 21)            | CONFIG_1 (Pin 69) | CONFIG_2 (Pin 75) | CONFIG_3 (Pin 1) |                                                  |                                 |
| 0       | GND                          | GND               | GND               | GND              | SSD - SATA                                       | N/A                             |
| 1       | GND                          | N/C               | GND               | GND              | SSD - PCIe                                       | N/A                             |

Pin define from PCH and socket side.

|              | High (1) | Low (0) |
|--------------|----------|---------|
| PCH GPIO     | SATA     | PCIe    |
| M.2 CONFIG_1 | PCIe**   | SATA    |

\*\* Native: Internal Pull-Up (15k-40k) when function.


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>


|                                                                            |                          |         |
|----------------------------------------------------------------------------|--------------------------|---------|
| 緯創資通 Wistron Corporation                                                   |                          |         |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |         |
| Title MSATA Conn                                                           |                          |         |
| Size A3                                                                    | Document Number Brook BH | Rev -1M |
| Date: Thursday, February 12, 2015                                          | Sheet 63                 | of 106  |

SSID = User.Interface


## Power Button\_LED





## Power STDBY\_LED




## Battery LED2(DC\_BATFULL)



## Battery LED1(CHARGE)



## Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LED Bard/Powe Button**

Size  
A4


Document Number

**Brook BH**

Rev  
**-1M**

Date: Wednesday, February 04, 2015

Sheet 64 of 106



3D3V\_TP\_S3

3D3V\_S0

20 I2C1\_CLK\_CPU <<>

20 I2C1\_DATA\_CPU <<>

I2C1\_CLK\_TP

I2C1\_DATA\_TP

EC6503

SCD1U16V2KX-L-GP

EC6505

SCD1U16V2KX-L-GP

O6503

2N7002K



84.2N702.A3F

2nd = 75.00601.07C

3rd = 84.2N702.F3F

RN6505

SRN2K2J-5-GP





```

89 EC_TP_CLK_C <<< EC_TP_CLK_C
89 EC_TP_DATA_C <<< EC_TP_DATA_C

89 I2C1_DATA_TP <<< I2C1_DATA_TP
89 I2C1_CLK_TP <<< I2C1_CLK_TP

89 TP_IN#_R <<<< TP_IN#_R
89 TP_LID_CLOSE# <<<< TP_LID_CLOSE#



```

[illegible]

Brook\_BH

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                            |                              |                 |            |
|----------------------------|------------------------------|-----------------|------------|
| Title                      |                              |                 |            |
| <b>Key Board/Touch Pad</b> |                              |                 |            |
| Size Custom                | Document Number              |                 | Rev        |
|                            | <b>Brook_BH</b>              |                 | <b>-1M</b> |
| Date:                      | Wednesday, February 04, 2015 | Sheet 65 of 106 |            |



20150112 Rober

Wistron Confidential document, Anyone can not  
 Duplicate, Modify, Forward or any other purpose  
 application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**IO Board**

Size  
 A4


Document Number

**Brook BH**

Rev  
**-1M**

Date: Wednesday, February 04, 2015

Sheet 66 of 106



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size

Document Number

Rev


Custom

**Brook BH**

**-1M**

Date: Wednesday, February 04, 2015

Sheet 67 of 106



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook\_BH

|                                    |                                    |                                                                                                          |                   |
|------------------------------------|------------------------------------|----------------------------------------------------------------------------------------------------------|-------------------|
| <b>緯創資通</b>                        |                                    | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title<br><b>Dubug connector</b>    |                                    |                                                                                                          |                   |
| Size<br>A4                         | Document Number<br><b>Brook BH</b> |                                                                                                          | Rev<br><b>-1M</b> |
| Date: Wednesday, February 04, 2015 |                                    | Sheet 68                                                                                                 | of 106            |

SSID = User.Interface

# G Sensor

- Note
- no via, trace, under the sensor (keep out area around 2mm)
  - stay away from the screw hole or metal shield soldering joints
  - design PCB pad based on our sensor LGA pad size (add 0.1mm)
  - solder stencil opening to 90% of the PCB pad size
  - mount the sensor near the center of mass of the NB as possible as you can



SD0="H"; address="3Ah"  
\*SD0="L"; address="38h"

\*CS="H"; mode="I2C"  
CS="L"; mode="SPI"












Table 3-6. NVDD Decoupling Footprint and Population

| GPU Package Type | Capacitor Type  | Footprint | Population | Location  | Comments                |
|------------------|-----------------|-----------|------------|-----------|-------------------------|
| GB2B-64 / GB2-64 | 4.7 $\mu$ F X5R | 0603      | 10         | Under GPU |                         |
|                  | 1 $\mu$ F X6S   | 0402      | 4          | Under GPU |                         |
|                  | 47 $\mu$ F X5R  | 0805      | 1          | Near GPU  |                         |
|                  | 22 $\mu$ F X5R  | 0805      | 1          | Near GPU  |                         |
|                  | 4.7 $\mu$ F X5R | 0805      | 5          | Near GPU  |                         |
|                  | 330 $\mu$ F POS | 7343      | 1          | Near GPU  | ESR $\leq 6$ m $\Omega$ |



Power current=26A


Power current=60mA



Power current=1.37A

Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

| GPU Package Type | Capacitor Type | Footprint | Population | Location |
|------------------|----------------|-----------|------------|----------|
| GB2B-64/GB2-64   | 0.1 $\mu$ F    | X7R       | 0402       | 2        |
| DDR3             | 1 $\mu$ F      | X7R       | 0603       | 2        |
|                  | 4.7 $\mu$ F    | X6S       | 0603       | 2        |
|                  | 10 $\mu$ F     | X5R       | 0805       | 1        |
|                  | 22 $\mu$ F     | X5R       | 0805       | 1        |



CHECK N16 Design guide P.96 6.1.7 GPU Driver Calibration







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

| Capacitor Type   |     | Population |       | Location      |
|------------------|-----|------------|-------|---------------|
|                  |     | FBVDDQ     | FBVDD |               |
| FBVDD/Q Combined |     |            |       |               |
| 0.1 $\mu$ F      | X7R | 0402       | 2     | Under DRAM    |
| 1.0 $\mu$ F      | X7R | 0603       | 4     | Under DRAM    |
| 10 $\mu$ F       | X5R | 0805       | 0     | Close to DRAM |
| FBVDD/Q Separate |     |            |       |               |
| 0.1 $\mu$ F      | X7R | 0402       | 4     | Under DRAM    |
| 1.0 $\mu$ F      | X7R | 0603       | 3     | Under DRAM    |
| 10 $\mu$ F       | X5R | 0805       | 0     | Close to DRAM |

**Note:** \*Location is close to DRAM for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                         |                              |            |        |
|-------------------------|------------------------------|------------|--------|
| Title                   |                              |            |        |
| <b>GPU-VRA1,2 (1/4)</b> |                              |            |        |
| Size                    | Document Number              | Rev        |        |
| Custom                  | <b>Brook BH</b>              | <b>-1M</b> |        |
| Date:                   | Wednesday, February 04, 2015 | Sheet 81   | of 106 |







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

|                                                       |     |      | Population |       | Location      |
|-------------------------------------------------------|-----|------|------------|-------|---------------|
| Capacitor Type                                        |     |      | FBVDDQ     | FBVDD |               |
| FBVDD/Q Combined                                      |     |      |            |       |               |
| 0.1 $\mu$ F                                           | X7R | 0402 | 2          |       | Under DRAM    |
| 1.0 $\mu$ F                                           | X7R | 0603 | 4          |       | Under DRAM    |
| 10 $\mu$ F                                            | X5R | 0805 | 0          |       | Close to DRAM |
| FBVDD/Q Separate                                      |     |      |            |       |               |
| 0.1 $\mu$ F                                           | X7R | 0402 | 4          | 2     | Under DRAM    |
| 1.0 $\mu$ F                                           | X7R | 0603 | 3          | 1     | Under DRAM    |
| 10 $\mu$ F                                            | X5R | 0805 | 0          | 0     | Close to DRAM |
| Note: *Location is close to DRAM, for clamshell mode. |     |      |            |       |               |

Note: \*Location is close to DRAM for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number

Rev: **-1M**

Date: Wednesday, February 04, 2015 Sheet 82 of 106







Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

| Capacitor Type   | Population |       |          |
|------------------|------------|-------|----------|
|                  | FBVDDQ     | FBVDD | Location |
| FBVDD/Q Combined |            |       |          |
| 0.1 μF           | X7R        | 0402  | 2        |
| 1.0 μF           | X7R        | 0603  | 4        |
| 10 μF            | X5R        | 0805  | 0        |
| FBVDD/Q Separate |            |       |          |
| 0.1 μF           | X7R        | 0402  | 4        |
| 1.0 μF           | X7R        | 0603  | 3        |
| 10 μF            | X5R        | 0805  | 0        |



Note: \*Location is close to DRAM for clamshell mode.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



| PWM-VID Spec and Component Values        |       |          |          |          |
|------------------------------------------|-------|----------|----------|----------|
| PWM-VID Specification                    |       | Config A | Config B | Config C |
| V <sub>min</sub>                         | V     | 0.6      | 0.6      | 0.65     |
| V <sub>max</sub>                         | V     | 1.2      | 1.2      | 1.15     |
| V <sub>boot</sub>                        | V     | 0.875    | 0.9      | 1.028    |
| Voltage Step V <sub>step</sub>           | mV    | 6.25     | 6.25     | 12.5     |
| Number of Voltage Levels N               | level | 96       | 96       | 20       |
| PWM Frequency F <sub>sw</sub>            | MHz   | 1.125    | 1.125    | 0.676    |
| PWM Minimum Pulse Width T <sub>min</sub> | μs    | 9.26     | 9.26     | 74       |
| VID Transient Time T                     | μs    | ~100     | ~100     | ~100     |
| Component Value                          |       |          |          |          |
| R1 (1%)                                  | KΩ    | 39       | 20       | 39       |
| R2 (1%)                                  | KΩ    | 39       | 20       | 30       |
| R3 (1%)                                  | KΩ    | 1.5      | 2        | 3        |
| R4 (1%)                                  | KΩ    | 30       | 18       | 24       |
| R5 (1%)                                  | KΩ    | 1.5      | 0        | 3        |
| C                                        | nF    | 1.5      | 2.7      | 1.8      |





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


Brook\_BL

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

|        |                              |       |           |
|--------|------------------------------|-------|-----------|
| Title  | RT8812A VGA CORE             |       |           |
| Size   | Document Number              | Rev   | -1M       |
| Custom | Brook BL                     |       |           |
| Date   | Wednesday, February 04, 2015 | Sheet | 85 of 106 |

### G) CC-EU05V-VGA-7-Dis-1a-1-Circuit

[illegible]



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

Brook\_BH

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DISCHARGE**

Size  
A4

Document Number

**Brook BH**

Rev  
**-1M**

Date: Wednesday, February 04, 2015


















Sheet 87 of 106


## Check test point

The diagram shows a vertical column of test points on a PCB. Each point is represented by a circle with a dot in the center. To the left of each point is a label, and to the right is a label. The labels on the left are: 3D3V\_S0, 3D3V\_AUX\_S5, 3D3V\_S5, 5V\_S5, 17.20.24 PM\_PWRBTN#, 4 H\_CUPWRGDD, 24.40 S5\_ENABLE#, and 7.24.31.37.40.61.63.68.91 PLTRST\_P#. The labels on the right are: AFPT1, AFPT7, AFPT8, AFPT9, AFPT10, AFPT11, AFPT12, and AFPT13. Arrows point from the labels on the right to the corresponding test points.

| Label                               | Test Point |
|-------------------------------------|------------|
| 3D3V_S0                             | AFPT1      |
| 3D3V_AUX_S5                         | AFPT7      |
| 3D3V_S5                             | AFPT8      |
| 5V_S5                               | AFPT9      |
| 17.20.24 PM_PWRBTN#                 | AFPT10     |
| 4 H_CUPWRGDD                        | AFPT11     |
| 24.40 S5_ENABLE#                    | AFPT12     |
| 7.24.31.37.40.61.63.68.91 PLTRST_P# | AFPT13     |

Test Point放在Dimm Door打開可量測處





Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Brook\_BH


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **TPM (NPCT650)**


|            |                                    |                   |
|------------|------------------------------------|-------------------|
| Size<br>A4 | Document Number<br><b>Brook BH</b> | Rev<br><b>-1M</b> |
|------------|------------------------------------|-------------------|


Date: Wednesday, February 04, 2015 Sheet 91 of 106

Intel-Power Up Sequence




HASWELL POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

