

# BAD50 HR

## DIS/UMA/Muxless Schematics Document

### Sandy Bridge

### Intel PCH

**DY :None Installed**  
**DIS:DIS installed**  
**DIS\_Muxless :BOTH DIS or Muxless installed**  
**DIS\_PX:BOTH DIS or PX installed**  
**DIS\_PX\_Muxless:DIS or PX or Muxless installed.**  
**Muxless: Muxless installed.(PX4.0)**  
**PX:MUX installed.(PX3.0)**  
**PX\_Muxless:BOTH PX or Muxless installed.**  
**UMA:UMA installed**  
**UMA\_Muxless:BOTH UMA or Muxless installed**  
**UMA\_PX\_Muxless:UMA or PX or Muxless installed**

**ANNIE: ONLY FOR ANNIE solution.**  
**PSL: KBC795 PSL circuit for 10mW solution installed.**  
**10mW: External circuit for 10mW solution installed.**  
**65W: for 65W adaptor installed.**  
**90W: for 90W adaptor installed.**

D12G


|                                                                            |                          |                            |          |
|----------------------------------------------------------------------------|--------------------------|----------------------------|----------|
| <b>緯創資通</b>                                                                |                          | <b>Wistron Corporation</b> |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |                            |          |
| Title                                                                      |                          |                            |          |
| <b>Cover Page</b>                                                          |                          |                            |          |
| Size                                                                       | Document Number          | Rev                        |          |
| A3                                                                         | <b>BA40/50-HR</b>        | <b>SD</b>                  |          |
| Date:                                                                      | Thursday, April 07, 2011 | Sheet                      | 1 of 109 |

# BAD50-HR Block Diagram (Discrete/UMA/co-lay)

Project Code: 91.4NM01.001  
Project Name: BAD50\_HR  
PCB No: 10309  
PCB Version: SC

## Buttom Docking

VGA/HDMI(DVI)/DP  
HP OUT/SPDIF/MIC IN/LINE IN/  
USB2.0/USB3.0/DC JACK/  
LAN/SERIAL PORT/PARALLEL PORT



| SYSTEM DC/DC TPS5146 48    |                                              |
|----------------------------|----------------------------------------------|
| INPUTS                     | OUTPUTS                                      |
| 5V_S5                      | 0085V_S0                                     |
| CPU DC/DC VT1317SFCX 42-43 |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | VCC_CORE                                     |
| SYSTEM DC/DC RT8237AGQW 45 |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | 1005V_VTT                                    |
| SYSTEM DC/DC RT8239CGQW 41 |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | 5V_AUX_S5<br>303V_AUX_S5<br>5V_S5<br>303V_S5 |
| SYSTEM DC/DC RT8207LGQW 46 |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | 1005V_S3<br>0075V_S0<br>00V_VREF_S3          |
| SYSTEM DC/DC VT1317SFCX 44 |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | VCC_GFXCORE_PWR                              |
| VGA RT8208AGQW 92          |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | VGA_CORE                                     |
| TI CHARGER BQ24745RHDR 40  |                                              |
| INPUTS                     | OUTPUTS                                      |
| DCBATOUT                   | BT+                                          |
| SYSTEM DC/DC RT8015AGQW 47 |                                              |
| INPUTS                     | OUTPUTS                                      |
| 303V_S5                    | 108V_S0                                      |
| SYSTEM DC/DC               |                                              |
| INPUTS                     | OUTPUTS                                      |
| Switches                   |                                              |
| INPUTS                     | OUTPUTS                                      |
| 105V_S3                    | 105V_VGA_S0                                  |
| 303V_S0                    | 303V_VGA_S0                                  |
| PCB LAYER                  |                                              |
| L1:Top                     | L5:Power                                     |
| L2:GND                     | L6:Signal                                    |
| L3:Signal                  | L7:GND                                       |
| L4:Signal                  | L8:Bottom                                    |

D12G



SSID = CPU

Note:  
Intel DMI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.



Note:  
Intel FDI supports both Lane  
Reversal and polarity inversion  
but only at PCH side. This is  
enabled via a soft strap.

Note:  
Lane reversal does not apply to  
FDI sideband signals.


Signal Routing Guideline:  
EDP\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.  
EDP\_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:  
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics  
function for power saving.




PCI EXPRESS\* - GRAPHICS




NOTE:  
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal




全改MUX


NOTE:  
Select a Fast FET similar to 2N7002E whose rise/  
fall time is less than 6 ns. If HPD on eDP interface is  
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up  
resistor on the motherboard.




SSID = CPU



Disabling Guidelines:  
If motherboard only supports external graphics:  
Connect DPLL\_REF\_SSCLK on Processor to GND through 1K +/- 5% resistor.  
Connect DPLL\_REF\_SSCLK# on Processor to VCCP through 1K +/- 5% resistor (power (~15 mW) may be wasted.




Signal Routing Guideline:  
SM\_RCOMP keep routing length less than 500 mils.



D12G


|                                                                            |                         |
|----------------------------------------------------------------------------|-------------------------|
| 緯創資通 Wistron Corporation                                                   |                         |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                         |
| Title CPU (THERMAL/CLOCK/PM)                                               |                         |
| Size Custom                                                                | Document Number BA40-HR |
| Date: Thursday, April 07, 2011                                             | Rev SD                  |
| Sheet 5 of 109                                                             |                         |

SSID = CPU



SSID = CPU

| PEG Static Lane Reversal |                                                                          |
|--------------------------|--------------------------------------------------------------------------|
| CFG2                     | 1: Normal Operation; Lane # definition matches socket pin map definition |
|                          | 0: Lane Reversed                                                         |



PX



R702  
1KR2J-1-GP

- AK28
- AK29
- AL26
- AL27
- AK26
- AL29
- AL30
- AM31
- AM32
- AM30
- AM28
- AM26
- AN28
- AN31
- AN26
- AM27
- AK31
- AN29

- AJ31
- AH31
- AJ33
- AH33

- AJ26

- B4
- D1

- F25
- F24
- F23
- D24
- G25
- G24
- E23
- D23
- C30
- A31
- B30
- B29
- D30
- B31
- A30
- C29

- J20
- B18
- A19

- J15

CPU1E

5 OF 9

SANDY

RESERVED

SANDY

- RSVD#L7
- RSVD#AG7
- RSVD#AE7
- RSVD#AK2
- RSVD#W8

- RSVD#AT26
- RSVD#AM33
- RSVD#AJ27

- RSVD#T8
- RSVD#J16
- RSVD#H16
- RSVD#G16

- RSVD#AR35
- RSVD#AT34
- RSVD#AT33
- RSVD#AP35
- RSVD#AR34

- RSVD#B34
- RSVD#A33
- RSVD#A34
- RSVD#B35
- RSVD#C35

- RSVD#AJ32
- RSVD#AK32

- RSVD#AH27

- RSVD#AN35
- RSVD#AM35

- RSVD#AT2
- RSVD#AT1
- RSVD#AR1



CFG4

UMA

EDP




R703  
Not Stuff

D12G

|                                                                            |                          |                     |          |
|----------------------------------------------------------------------------|--------------------------|---------------------|----------|
| 緯創資通                                                                       |                          | Wistron Corporation |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |                     |          |
| Title                                                                      |                          |                     |          |
| CPU (RESERVED)                                                             |                          |                     |          |
| Size                                                                       | Document Number          | Rev                 |          |
| A3                                                                         | BA40-HR                  | SD                  |          |
| Date:                                                                      | Thursday, April 07, 2011 | Sheet               | 7 of 109 |

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:  
4 x 470 uF at Bottom Socket Edge  
8 x 22 uF at Top Socket Cavity  
8 x 22 uF at Top Socket Edge  
8 x 22 uF at Bottom Socket Cavity

VCC\_CORE

SANDY

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

CORE SUPPLY

SVID


SENSE LINES



PEG AND DDR


- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO AC10
- VCCIO Y10
- VCCIO U10
- VCCIO P10
- VCCIO L10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO J11
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO G12
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO F11
- VCCIO F14
- VCCIO F12
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO A14
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23

VCCIO Output Decoupling Recommendation:  
2 x 330 uF (3 x 330 uF for 2012 capable designs)  
5 x 22 uF & 5 x 0805 no-stuff at Bottom  
7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.  
No-stuff sites inside the socket cavity need to remain.

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7  
For CRB VIDALERT# need to pull high 75 ohm close to CPU



VCC\_CORE

R801, R802 close to CPU






D12G


**SSID = CPU**

VAXG Output Decoupling Recommendation:  
 2 x 470 uF at Bottom Socket Edge  
 2 x 22 uF at Top Socket Cavity  
 4 x 22 uF at Top Socket Edge  
 2 x 22 uF at Bottom Socket Cavity  
 4 x 22 uF at Bottom Socket Edge


**R906,R907 close to CPU**



Disabling Guidelines for External Graphics Designs:  
Can connect to GND if motherboard only supports external  
graphics and if GFX VR is not stuffed.  
Can be left floating (Gfx VR keeps VAXG rail from floating)  
if the VR is stuffed



VCCPLL Output Decoupling Recommendation:  
1 x 330 uF  
2 x 1 uF  
1 x 10 uF

AXG\_SENSE  
AXG\_SENSE

SM\_VREF

[illegible]

VCCSA  
VCCSA  
VCCSA  
VCCSA  
VCCSA  
VCCSA  
VCCSA  
VCCSA


CSA\_SENSE

|      |     |     |     |               |    |
|------|-----|-----|-----|---------------|----|
| AK35 | --- | --- | --- | VCC_AXG_SENSE | 42 |
| AK34 | --- | --- | --- | VSS_AXG_SENSE | 42 |


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V\_SM\_VREF\_CNT should have 10 mil trace width


Routing Guideline:  
Power from DDR\_VREF\_S3 and +V\_SM\_VREF\_CNT  
should have 10 mils trace width.



VDDQ Output Decoupling Recommendation:  
1 x 330 uF  
6 x 10 uF



P | R902 need be close to pin H23.





D12G

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                          |                          |            |           |
|--------------------------|--------------------------|------------|-----------|
| Title                    |                          |            |           |
| <b>CPU (VCC GFXCORE)</b> |                          |            |           |
| Size<br>A3               | Document Number          |            | Rev       |
|                          | <b>BA40-HR</b>           |            | <b>SD</b> |
| Date:                    | Thursday, April 07, 2011 | Sheet 9 of | 109       |

SSID = CPU



|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

JE40 delete XDP function

D12G

|                                                                                       |                                     |                                |                            |
|---------------------------------------------------------------------------------------|-------------------------------------|--------------------------------|----------------------------|
| <div>緯創資通</div>                                                                       |                                     | <div>Wistron Corporation</div> |                            |
| <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                                     |                                |                            |
| <div>Title</div>                                                                      |                                     |                                |                            |
| <div>XDP</div>                                                                        |                                     |                                |                            |
| <div>Size</div>                                                                       | <div>Document Number</div>          |                                | <div>Rev</div>             |
| <div>A3</div>                                                                         | <div>BA40-HR</div>                  |                                | <div>SD</div>              |
| <div>Date:</div>                                                                      | <div>Thursday, April 07, 2011</div> |                                | <div>Sheet 11 of 109</div> |

(Blanking)

D12G

|                                                                                                                                          |                                    |
|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |
| Title <div>Reserved</div>                                                                                                                |                                    |
| Size <div>A4</div>                                                                                                                       | Document Number <div>BA40-HR</div> |
| Date <div>Thursday, April 07, 2011</div>                                                                                                 | Rev <div>SD</div>                  |
| Sheet 12 of 109                                                                                                                          |                                    |

(Blanking)

D12G

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


**Reserved**

Size A4 Document Number **BA40-HR** Rev **SD**

Date: Thursday, April 07, 2011 Sheet 13 of 109



|         |                          |                                                                                                                                                                                                    |     |
|---------|--------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| D12G    |                          |  <b>Wistron Corporation</b><br>21F, 88C, 1, Hsien Tai Wu Rd., Hsuehsheng,<br>Taipei Hsien 221, Taiwan, R.O.C. |     |
| Title   |                          | <b>DDR3-SODIMM1</b><br><b>BA40-HR</b>                                                                                                                                                              |     |
| Size A2 | Document Number          | Rev                                                                                                                                                                                                | SD  |
| Date    | Thursday, April 07, 2011 | Sheet 14 of                                                                                                                                                                                        | 109 |

# SSID = MEMORY



Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from  
the Processor than SO-DIMMA



Layout Note:  
Place these Caps near  
SO-DIMMB.

Due to strange symbol of 62.10024.F01,  
we use 62.10017.M31 symbol. (62.10017.M31 was deleted by connector list)


(Blanking)

D12G


|                                                                                                                                                   |                                    |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>DDR3-SODIMM2</div>                                                                                                                     |                                    |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                    |                                    | Sheet 16 of 109   |




**SSID = PCH**




|                                                        |                                                                           |
|--------------------------------------------------------|---------------------------------------------------------------------------|
| A16 swap override Strap/Top-Block Swap Override jumper |                                                                           |
| PCI_GNT#3                                              | Low = A16 swap override/Top-Block Swap Override enabled<br>High = Default |



| BOOT BIOS Strap |                |                    |
|-----------------|----------------|--------------------|
| GNT1#/GPIO51    | SATA1GP/GPIO19 | BOOT BIOS Location |
| 0               | 0              | LPC                |
| 0               | 1              | Reserved           |
| 1               | 0              | Reserved           |
| 1               | 1              | SPI(Default)       |



EMI request 20101109



### OC[3:0]# for Device 29 (Ports 0-7)

-1 0317

check R1808 R1809 阻值

CRB : 2.2K  
CEKLT: 1K



DMI &amp; FDI Termination Voltage

|        |                                             |
|--------|---------------------------------------------|
| NV_CLE | Set to Vss when LOW<br>Set to Vcc when HIGH |
|--------|---------------------------------------------|

- ✗ USB Ext. port 1 (HS)
- ✗ External debug port use on Huron river platform

## USB Table

| Pair | Device                                 |
|------|----------------------------------------|
| 0    | 3G Card                                |
| 1    | USB port1(SATA Combo),on M/B           |
| 2    | Fingerprint                            |
| 3    | BLUETOOTH                              |
| 4    | Mini Card2 (WLAN)                      |
| 5    | Dock                                   |
| 6    | X                                      |
| 7    | X                                      |
| 8    | USB port4 on S/B(usb charger)          |
| 9    | USB port 2 on S/B                      |
| 10   | USB port 3 (only when 3.0 not support) |
| 11   | Mini Card1 (WLAN)                      |
| 12   | CAMERA                                 |
| 13   | New Card or USB HUB(New/Smart)         |

### USB 2.0 Overcurrent Pin Default Usage

| Pin  | Default Port Mapping | Pin  | Default Port Mapping |
|------|----------------------|------|----------------------|
| OC0# | Port 0, Port 1       | OC4# | Port 8, Port 9       |
| OC1# | Port 2, Port 3       | OC5# | Port 10, Port 11     |
| OC2# | Port 4, Port 5       | OC6# | Port 12, Port 13     |
| OC3# | Port 6, Port 7       | OC7# | Not Used             |

D12G

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                            |                          |  |                 |
|----------------------------|--------------------------|--|-----------------|
| Title                      |                          |  |                 |
| <b>PCH (PCI/USB/NVRAM)</b> |                          |  |                 |
| Size<br>A3                 | Document Number          |  | Rev             |
|                            | <b>BA40-HR</b>           |  | <b>S</b>        |
| Date:                      | Thursday, April 07, 2011 |  | Sheet 18 of 109 |

SSID = PCH



Signal Routing Guideline:  
DMI\_ZCOMP keep W=4 mils and routing length less than 500 mils.  
DMI\_IRCOMP keep W=4 mils and routing length less than 500 mils.



Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3\_3


DPWROK

VccSUS3\_3







RSMRST#

For platforms not supporting Deep S4/S5

- 1.VccSUS3\_3 and VccDSW3\_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP\_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30





System Power Management




PCIE\_WAKE#  
CRB : 1K  
CEKLT: 10K






PM\_RSMRST#  
CRB : PL 10K  
ANNIE : PL 100K





SSID = PCH



**SSID = PCH**





??????





# SSID = PCH

Note:  
For PCH debug with XDP, need to NO STUFF R2218



|       | INTERNAL GFX | EXTERNAL GFX |
|-------|--------------|--------------|
| R2205 | DY           | 10K          |
| R2206 | 100K         | DY           |




## PassWord Clear



G2201  
Do Not Stuff

## VRAM Frequency

PCH\_GPIO22=1: 800MHZ  
PCH\_GPIO22=0: 900MHZ




## VRAM Size



## Cougar Point

## GPIO

## NCTF



## SB 公板 check different , check need modify or not

TS Signal Disable Guideline:  
TS\_VSS1, TS\_VSS2, TS\_VSS3 and TS\_VSS4  
should not float on the motherboard. They should  
be tied to GND directly.

| FDI TERMINATION VOLTAGE OVERRIDE |                                                                        |
|----------------------------------|------------------------------------------------------------------------|
| GPIO37<br>(FDI_OVRVLTG)          | LOW - Tx, Rx terminated to same voltage<br>(DC Coupling Model DEFAULT) |

| DMI TERMINATION VOLTAGE OVERRIDE |                                                                        |
|----------------------------------|------------------------------------------------------------------------|
| GPIO36<br>(DMI_OVRVLTG)          | LOW - Tx, Rx terminated to same voltage<br>(DC Coupling Model DEFAULT) |

Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

| Integrated Clock Chip Enable |                                                               |
|------------------------------|---------------------------------------------------------------|
| ICC_EN#                      | HIGH (R2211 DY) - DISABLED [DEFAULT]<br>LOW (R2211) - ENABLED |

GPIO8 has a weak[20K] internal pull up.  
Integrated Clock Enable functionality is achieved  
via soft-strap. The default is integrated clock  
enable.

PLL ON DIE VR ENABLE  
NOTE: This signal has a weak internal pull-up 20K  
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT  
DISABLED -- LOW (R2212 STUFFED)

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size

Document Number

Rev

BA40-HR

SD

Date


Thursday, April 07, 2011


Sheet

22



of

109






SSID = PCH




D12G

|                                                                            |                          |                 |
|----------------------------------------------------------------------------|--------------------------|-----------------|
| 緯創資通 Wistron Corporation                                                   |                          |                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                          |                 |
| Title                                                                      |                          |                 |
| PCH (VSS)                                                                  |                          |                 |
| Size                                                                       | Document Number          | Rev             |
| A3                                                                         | BA40-HR                  | SD              |
| Date:                                                                      | Thursday, April 07, 2011 | Sheet 25 of 109 |




D12G

|                                                                                                                                               |                                    |
|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |
| Title <div>Clock(colay)</div>                                                                                                                 |                                    |
| Size <div>A4</div>                                                                                                                            | Document Number <div>BA40-HR</div> |
| Date <div>Thursday, April 07, 2011</div>                                                                                                      | Rev <div>SD</div>                  |
| Date <div>Thursday, April 07, 2011</div> Sheet <div>26</div> of <div>109</div>                                                                |                                    |





SSID = Thermal

## Thermal sensor P2800




## Fan controller P2793

\*Layout\* 15 mil



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                              |                 |     |
|------------------------------------|-----------------|-----|
| Thermal P2800/Fan Controller P2793 |                 |     |
| Size                               | Document Number | Rev |
| Custom                             | BA40-HR         | SD  |
| Date: Thursday, April 07, 2011     |                 |     |
| Sheet 28 of 109                    |                 |     |



AUDIO OP AMPLIFIER

JE40 delete AMP function

D12G

|                                                                                                                                               |                                    |                   |
|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Audio AMP</div>                                                                                                                    |                                    |                   |
| Size <div>A4</div>                                                                                                                            | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                |                                    | Sheet 30 of 109   |






(Blanking)


D12G

|                                                                                                                                                   |                                    |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                         |                                    |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                    |                                    | Sheet 33 of 109   |









# Power Sequence




## ANNIE Run Power




## For iAMT




**Close to CPU**  
**S3 Power Reduction Circuit Processor VREF\_DQ Implementation**




**Close to DIMM**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**



**Close to CPU**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**



**Close to CPU**  
**S3 Power Reduction Circuit SM\_DRAMPWROK**




SM\_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ \* 0.55± 200mV and the edge must be monotonic

D12G

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

|        |                          |       |           |
|--------|--------------------------|-------|-----------|
| Title  | ADAPTER                  |       |           |
| Size   | Document Number          | Rev   | SD        |
| Custom | BA40-HR                  |       |           |
| Date:  | Thursday, April 07, 2011 | Sheet | 37 of 109 |


# ANNIE solution




D12G

|                                                                                                                  |                                      |
|------------------------------------------------------------------------------------------------------------------|--------------------------------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                      |
| <b>DCIN JACK</b>                                                                                                 |                                      |
| Size<br>A3                                                                                                       | Document Number<br><b>BA40/50-HR</b> |
| Date: Thursday, April 07, 2011                                                                                   | Sheet 38 of 109                      |
| Rev<br><b>SD</b>                                                                                                 |                                      |


MAIN BATTERY CONNECTOR




2nd BATTERY CONNECTOR



BATTERY SWITCH




Adaptor IN Detection




SSID = Charger


A8( ANNIE/ASTRO)  
PR4014, PR4016


| AD+ total power | R1    | R2   |
|-----------------|-------|------|
| 65w             | 12.4K | 100K |
| 80w             | 41.2k | 100K |
| 90w             | 60.4k | 100K |
| 120w            | 118k  | 100K |












# TPS51218 for 1D05V



D12G

**RT8207L for 1D5V**

**Iomax=1A  
OCP>1.5A**

**Iomax=17A  
OCP>25.5A**

**0.75V  
Iomax=1.2A**


**Vout=0.75\*(1+R1/R2)  
Vout=0.75\*(1+30K/30K) =1.5V**

**RT8207L**


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**RT8207L**  
**BA40/50-HR**

Date: Thursday, April 07, 2011 Sheet 46 of 109


|                                                                                                   |                          |                                                                                                             |                  |
|---------------------------------------------------------------------------------------------------|--------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  <b>緯創資通</b> |                          | <b>Wistron Corporation</b><br>21F, B8, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                             |                          |                                                                                                             |                  |
|                                                                                                   |                          | <b>RT8207L</b>                                                                                              |                  |
| Size<br>Custom                                                                                    | Document Number          | <b>BA40/50-HR</b>                                                                                           | Rev<br><b>SD</b> |
| Date:                                                                                             | Thursday, April 07, 2011 | Sheet 46 of                                                                                                 | 109              |

# RT8015B for 1D8V\_S0



D12G

# TPS51461 for VCCSA




D12G


SSID = VIDEO

## INVERTER POWER

### LVDS CONNECTOR







### Camera Power



SSID = VIDEO

### LCD POWER for ANNIE





Close to LVDS connector

|                      |   |   |        |
|----------------------|---|---|--------|
| LVDSA_CLK_DP_TXP1    | 2 | 1 | FC4901 |
| LVDSA_CLK#_DP_TXN1   | 1 | 1 | FC4902 |
| LVDSA_DATA2_DP_AUX   | 1 | 1 | FC4903 |
| LVDSA_DATA2#_DP_AUX# | 1 | 1 | FC4904 |
| LVDSA_DATA1_DP_TXP0  | 1 | 1 | FC4905 |
| LVDSA_DATA1#_DP_TXN0 | 1 | 1 | FC4906 |
| LVDSA_DATA0_R        | 1 | 1 | FC4907 |
| LVDSA_DATA0_R#       | 1 | 1 | FC4908 |
| LVDS_EDP_DATA        | 1 | 1 | FC4909 |
| LVDS_EDP_CLK         | 1 | 1 | FC4910 |

D12G



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |       |           |
|-------|--------------------------|-------|-----------|
| Title | LCD Connector            |       |           |
| Size  | Document Number          | Rev   |           |
| A3    | BA40-HR                  | SD    |           |
| Date: | Thursday, April 07, 2011 | Sheet | 49 of 109 |



0806 check RN5004 擺放位置

## Pull High 5V Design on CRT Board CRT DDCDATA & DDCCLK level shift



D12G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number


BA40-HR

Rev



SD

Date: Thursday, April 07, 2011

Sheet 50 of 109



**DP**



D12G

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

### **Display Port**

Size  
A3

|                 |
|-----------------|
| Document Number |
|-----------------|

**BAD50-HR**

Date: Thursday, April 07, 2011

Sheet 52 of 109

SD

( Blanking )

D12G

|                                                                                                                                          |                 |                 |
|------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |                 |
| Title                                                                                                                                    |                 |                 |
| S-VIDEO                                                                                                                                  |                 |                 |
| Size                                                                                                                                     | Document Number | Rev             |
| A4                                                                                                                                       | BA40-HR         | SD              |
| Date: Thursday, April 07, 2011                                                                                                           |                 | Sheet 53 of 109 |

(Blanking)


D12G

|                                                                                                                                               |                                    |                   |
|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                     |                                    |                   |
| Size <div>A4</div>                                                                                                                            | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                |                                    | Sheet 54 of 109   |

SSID = User.Interface

# ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



D12G

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ITP**

Size  
A4

Document Number

**BA40-HR**


Rev  
**SD**

Date: Thursday, April 07, 2011


Sheet 55 of 109

SSID = SATA


## SATA HDD Connector




## ODD Connector 2nd source 62.10065.541 and 62.10065.A11.



### SATA Zero Power ODD




### SATA Zero Power ODD



D12G


## ESATA Power

MIN Current limit 2.5A  
LOW ACTIVE TYPE!




SSID = AUDIO


## Speaker Connector






## LINE1 OUT



## MIC IN



## Internal Microphone



D12G


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |       |            |
|-------|--------------------------|-------|------------|
| Title |                          |       | Audio Jack |
| Size  | Document Number          | Rev   | SA         |
| A3    | BA40-HR                  |       |            |
| Date: | Thursday, April 07, 2011 | Sheet | 58 of 109  |


**SSID = LOM**

### GIGA Lan Transformer

LAN MDI Off-Page




For EMI



**LED COLOR**

10(+) 9(-) :: GREEN  
12(+) 13(-) :: ORANGE




D12G


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                      |                          |             |           |
|----------------------|--------------------------|-------------|-----------|
| Title                |                          |             |           |
| <b>LAN CONNECTOR</b> |                          |             |           |
| Size Custom          | Document Number          |             | Rev       |
|                      | <b>BA40-HR</b>           |             | <b>SD</b> |
| Date:                | Thursday, April 07, 2011 | Sheet 59 of | 109       |

PCH and EC length less than 6.5 inch



### EC BIOS Flash ROM



SSID = USB

D12G

|                                                                                                                                          |                                    |                   |
|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |                   |
| Title <div>USB Power SW</div>                                                                                                            |                                    |                   |
| Size <div>A4</div>                                                                                                                       | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                           |                                    | Sheet 61 of 109   |


|   |   |   |   |   |
|---|---|---|---|---|
| 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |
| C |   |   |   |   |
| B |   |   |   |   |
| A |   |   |   |   |

D12G


|                                                                                                                                               |                          |                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-----------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                          |                 |
| Title                                                                                                                                         |                          |                 |
| USB 3.0 Port                                                                                                                                  |                          |                 |
| Size                                                                                                                                          | Document Number          | Rev             |
| A3                                                                                                                                            | BA40-HR                  | SD              |
| Date:                                                                                                                                         | Thursday, April 07, 2011 | Sheet 62 of 109 |

SSID = User.Interface  
Bluetooth Module conn.

ANNIE Bluetooth Module



EC6302 put near BLUE1 / all USB put one choke near connector by EMI request



# Finger printer

## JE40 delete FP function







D12G


|                                                                                                                                      |                 |
|--------------------------------------------------------------------------------------------------------------------------------------|-----------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                 |
| Title                                                                                                                                |                 |
| RESERVED                                                                                                                             |                 |
| Size                                                                                                                                 | Document Number |
| A4                                                                                                                                   | BA40-HR         |
| Date                                                                                                                                 | Rev             |
| Thursday, April 07, 2011                                                                                                             | SD              |
| Sheet 64 of 109                                                                                                                      |                 |

SSID = Wireless


# Mini Card Connector(802.11a/b/g/n)



RF suggestion



EMI request







D12G


SSID = Wireless

20100712 V1.5

Place near MINI Card CONN



Mini Card Connector(WWAN)



D12G

( Blanking )

D12G



|                                                                                                                                               |                                    |                   |
|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                     |                                    |                   |
| Size <div>A4</div>                                                                                                                            | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                |                                    | Sheet 67 of 109   |

109


SSID = KBC

## TOUCH PAD

### Internal KeyBoard Connector



### Rubber Dome



D12G


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Key Board/Touch Pad**

Size A4 Document Number  
**BA40-HR**


Date: Thursday, April 07, 2011 Sheet 69 of 109

Rev  
**SD**



D12G

|                                                                                                                                                   |                                    |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Hall Sensor</div>                                                                                                                      |                                    |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                    |                                    | Sheet 70 of 109   |



(Blanking)

D12G

|                                                                                                                          |                        |       |
|--------------------------------------------------------------------------------------------------------------------------|------------------------|-------|
| <div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> |                        |       |
| TitleReserved                                                                                                            |                        |       |
| SizeA3                                                                                                                   | Document NumberBA40-HR | RevSD |
| Date: Thursday, April 07, 2011                                                                                           | Sheet72                | of109 |

(Blanking)

D12G

|                     |                                     |                                                                                           |                            |
|---------------------|-------------------------------------|-------------------------------------------------------------------------------------------|----------------------------|
| <div>緯創資通</div>     |                                     | <div>Wistron Corporation</div>                                                            |                            |
|                     |                                     | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                            |
| <div>Title</div>    |                                     |                                                                                           |                            |
| <div>Reserved</div> |                                     |                                                                                           |                            |
| <div>Size</div>     | <div>Document Number</div>          |                                                                                           | <div>Rev</div>             |
| <div>A3</div>       | <div>BA40-HR</div>                  |                                                                                           | <div>SD</div>              |
| <div>Date:</div>    | <div>Thursday, April 07, 2011</div> |                                                                                           | <div>Sheet 73 of 109</div> |

1

SD/XD/MS Card Reader

SSID = SDIO

- 32

XD\_CD# << >>
- 32

SD\_D1 << >>
- 32

SD\_D0 << >>
- 32

SD\_D2 << >>
- 32

SD\_D3 << >>
- 32

SD\_CLK << >>
- 32

SD\_CMD << >>
- 32

SD\_CD# << >>
- 32

MS\_INS# << >>
- 32

XD\_RDY << >>

SP1(N0 SD\_D7)
- 32

XD\_RE# << >>

SP2(N0 SD\_D6)
- 32

XD\_CE# << >>

SP3(N0\_SD\_D5)
- 32

XD\_WE# << >>

SP4(N0 SD\_D4)
- 32

XD\_CLE/MS\_BS << >>

SP5
- 32

XD\_ALE << >>

SP6
- 32

XD\_WP#/MS\_D1 << >>

SP7
- 32

XD\_D0 << >>

SP8(N0 MS\_D4)
- 32

XD\_D1/MS\_D0 << >>

SP9
- 32

XD\_D2/MS\_D2 << >>

SP10
- 32

XD\_D3 << >>

SP11(MS\_D6)
- 32

XD\_D4/MS\_D3 << >>

SP12
- 32

XD\_D5 << >>


SP13
- 32

XD\_D6/MS\_CLK << >>

SP14
- 32


XD\_D7/SD\_WP << >>

SP15





**SSID = ExpressCard**


For Expresscard socket




+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA



Place them Near to Chip




Place them Near to Connector




For EMI

D12G

|                 |                                   |                                                                               |                  |
|-----------------|-----------------------------------|-------------------------------------------------------------------------------|------------------|
| <b>緯創資通</b>     |                                   | <b>Wistron Corporation</b>                                                    |                  |
|                 |                                   | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title           |                                   |                                                                               |                  |
| <b>New Card</b> |                                   |                                                                               |                  |
| Size<br>A3      | Document Number<br><b>BA40-HR</b> |                                                                               | Rev<br><b>SD</b> |
| Date:           | Thursday, April 07, 2011          | Sheet 75 of 109                                                               |                  |



D12G

|                                                                                       |                                   |                                                                                                             |                  |
|---------------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------|------------------|
|  |                                   | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                  |
| Title                                                                                 |                                   |                                                                                                             |                  |
| <b>Reserved</b>                                                                       |                                   |                                                                                                             |                  |
| Size<br>A4                                                                            | Document Number<br><b>BA40-HR</b> |                                                                                                             | Rev<br><b>SD</b> |
| Date: Thursday, April 07, 2011                                                        |                                   | Sheet 76 of                                                                                                 | 109              |

|   |   |   |   |   |   |
|---|---|---|---|---|---|
|   | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |   |
| C |   |   |   |   |   |
| B |   |   |   |   |   |
| A |   |   |   |   |   |

D12G

|                                                                                                                                               |                          |           |
|-----------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-----------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                          |           |
| Title                                                                                                                                         |                          |           |
| Reserved                                                                                                                                      |                          |           |
| Size                                                                                                                                          | Document Number          | Rev       |
| A3                                                                                                                                            | BA40-HR                  | SD        |
| Date:                                                                                                                                         | Thursday, April 07, 2011 |           |
|                                                                                                                                               | Sheet                    | 77 of 109 |
|                                                                                                                                               | 1                        |           |

(Blanking)

D12G

|                                                                                                                                          |                                    |                   |
|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                |                                    |                   |
| Size <div>A4</div>                                                                                                                       | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                           |                                    | Sheet 78 of 109   |

**SSID = User.Interface**

# Free Fall Sensor

## Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

## Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

D12G

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Free Fall Sensor**

Size  
A4

Document Number

**BA40-HR**

Rev

**SD**

Date: Thursday, April 07, 2011

Sheet 79 of 109

(Blanking)

D12G






|                                                                                                                                                   |                                    |                   |
|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div></div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                         |                                    |                   |
| Size <div>A4</div>                                                                                                                                | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                                    |                                    | Sheet 80 of 109   |







(Blanking)

D12G



|                                                                                                                                          |                                    |                   |
|------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>Taipei Hsien 221, Taiwan, R.O.C.</div> |                                    |                   |
| Title <div>Reserved</div>                                                                                                                |                                    |                   |
| Size <div>A4</div>                                                                                                                       | Document Number <div>BA40-HR</div> | Rev <div>SD</div> |
| Date: Thursday, April 07, 2011                                                                                                           |                                    | Sheet 81 of 109   |

PWRCN1 FFC 異面







## LVDS Interface



## HDMI Interface



# EDP 10A

DC tolerance +/- 75mV  
AC tolerance +/- 50mV < 100MHz

X7R, Under GPU.

X7R, Near GPU.

X7R, Under GPU.

1.05V +/- 3%  
200mA  
(See NV DG)

FBCLK Termination place on VRAM side

FBCLK Termination place on VRAM side

Group A

Group B


Wistron Corporation  
21F, No. 221, Hsin-Tai Wu Rd, Hsinchu,  
Taichung, Taiwan, R.O.C.

GPU DPLVDS/CRT/GPIO(3/5)

BA40-HR

Sheet 85 of 109

3.3V +/- 5%  
120mA  
(See NV DG)



**Modify SMBUS**

USB 模式上，才能跑通



- default boot voltage table

NVIDIA TABLE

TABLE  
NVIDIA


**N12P-GS**  
**USE 1111 (45K)**

**N12P-GV**



**N11P-GE**  
**Pull Low**

**N11P-GS**  
**Pull Low**

**N12P-GE**







Hy2GX8\_VR.2GB0G.001,Sam1GX8\_VR.1GB0B.006,,Hy1GX8\_72.51G63.C0U,Sam512X4\_VR.1GB0B.006,Sam2GX8


FB CMD mapping Mode D-N12x

VRAM SAMSUNG 1Gb VR.1GB0B.006

VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005 DG requires 4x0.1uF and 8x1.0uF per



VRAM HYNIX 2Gb VR.2GB0G.001 VRAM chip


FOR VRAM1



CLOSE TO THE MEMORY

FOR VRAM2






VRAM34

VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8

FB CMD mapping Mode D-N12x


VRAM SAMSUNG 1Gb VR.1GB0B.006  
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005  
VRAM HYNIX 2Gb VR.2GB0G.001




VRAM34

VRAM = Hy2GX8,Sam1GX8,,Hy1GX8,Sam512X4,Sam2Gx8

FOR VRAM3




CLOSE TO THE MEMORY



D12G

|                                                                                                                  |                          |                 |
|------------------------------------------------------------------------------------------------------------------|--------------------------|-----------------|
| <b>緯創資通 Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                          |                 |
| Title                                                                                                            |                          |                 |
| GPU-VRAM3,4 (2/4)                                                                                                |                          |                 |
| Size                                                                                                             | Document Number          | Rev             |
| Custom                                                                                                           | BA40-HR                  | SD              |
| Date:                                                                                                            | Thursday, April 07, 2011 | Sheet 89 of 109 |





VRAM = Hy2GX8,Sam1GX8,Hynix1GX8,Sam2GX8


VRAM SAMSUNG 1Gb VR.1GB0B.006

VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005





VRAM HYNIX 2Gb VR.2GB0G.001



VRAM = Hy2GX8,Sam1GX8,Hynix1GX8,Sam2GX8




DG requires 4x0.1uF and 8x1.0uF per VRAM chip






## +3VS to 3.3V\_DELAY Transfer





## 1D5V\_VGA\_S0



SB modify to 84.03006.A37


## 1.05V to 1.05V\_VGA\_S0 Transfer




D12G

|                           |                          |                                                                                                             |           |
|---------------------------|--------------------------|-------------------------------------------------------------------------------------------------------------|-----------|
| <b>緯創資通</b>               |                          | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |           |
| Title                     |                          |                                                                                                             |           |
| <b>DISCRETE VGA POWER</b> |                          |                                                                                                             |           |
| Size                      | Document Number          | Rev                                                                                                         |           |
| Custom                    | <b>BA40-HR</b>           | <b>SD</b>                                                                                                   |           |
| Date:                     | Thursday, April 07, 2011 | Sheet                                                                                                       | 93 of 109 |


LVDS



SEL->L(X=nX0),H(X=nX1)  
SEL1 Control A-H  
SEL2 Control DDC1,DDC2






Panel BL brightness/Power En/BL En



# CRT DDCDATA & DDCCLK

VDD :

Recommend to use 6 caps (0.1u + 5\*10nF) close to our chips








D12G











SSID = SDIO

D12G

|                                                                            |  |                                                                            |               |
|----------------------------------------------------------------------------|--|----------------------------------------------------------------------------|---------------|
| <b>緯創資通</b>                                                                |  | <b>Wistron Corporation</b>                                                 |               |
| 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C. |  | 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C. |               |
| <b>TOUCH PANEL</b>                                                         |  |                                                                            |               |
| Size A2                                                                    |  | Document Number <b>BA40-HR</b>                                             | Rev <b>SD</b> |
| Date: Thursday, April 07, 2011                                             |  | Sheet 96                                                                   | of 109        |



Test Point放在Dimm Door打開可量測處




D12G

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                    |                          |             |           |
|------------------------------------|--------------------------|-------------|-----------|
| Title                              |                          |             |           |
| <b>UNUSED PARTS/EMI Capacitors</b> |                          |             |           |
| Size<br>A3                         | Document Number          |             | Rev       |
|                                    | <b>BA40-HR</b>           |             | <b>SI</b> |
| Date:                              | Thursday, April 07, 2011 | Sheet 97 of | 109       |


Power Sequence



# Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO







### Power Shape




PCH SMBus Block Diagram




KBC SMBus Block Diagram






## ***Thermal Block Diagram***





## Audio Block Diagram












D12G

|                                                                            |                                   |                            |                  |
|----------------------------------------------------------------------------|-----------------------------------|----------------------------|------------------|
| <b>緯創資通</b>                                                                |                                   | <b>Wistron Corporation</b> |                  |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                                   |                            |                  |
| <b>Switch GFX DP</b>                                                       |                                   |                            |                  |
| Size<br>A3                                                                 | Document Number<br><b>BA40-HR</b> |                            | Rev<br><b>SD</b> |
| Date: Thursday, April 07, 2011                                             |                                   | Sheet 103 of 109           |                  |







# LAN switch




| Function | SEL |        |
|----------|-----|--------|
| to X0    | L   | SYSTEM |
| to X1    | H   | DOCK   |

D12G





# I2C mode To USB BD



D12G

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                 |                          |                  |
|-----------------|--------------------------|------------------|
| Title           |                          |                  |
| USB30 re-driver |                          |                  |
| Size            | Document Number          | Rev              |
| B               | BAD50-HR                 | SD               |
| Date:           | Thursday, April 07, 2011 | Sheet 109 of 109 |