


IV@ For UMA
 EV@ For Pure Dis.
 SP@ For special setting
 SPI@ For Optimus & UMA special setting
 SPE@ For Pure Dis.special setting
 VA@ For Audio version A setting
 VB@ For Audio version B setting
 @3G For 3G setting
 PIV@ For UMA Power
 PEV@ For Pure Dis. Power


FH5 BLOCK DIAGRAM

01



Note:
 HM65 does not support USB 6 & 7
 HM65 does not support SATA 2 & 3


N12P-GE Power Up Sequence



N12P-GE Power up Sequence

tINVDD>0
tINV-IFPAB_IOVDD>0
tINV-FBVDDQ>0


Deep S4/S5 off-on Sequence



Deep S4/S5 Sequence


T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)

MS15-UMA Power-ON Sequence





System Power Sequence


T1: S5_ON TO RSMRST# = 30ms (spec:mini 10ms)
T2: RSMRST# TO EC_PWRBTN# = 110ms (spec:mini 100ms)
T3: MAINON2 TO VRON = 110ms (spec:mini 99ms)
T4: VRON TO EC_PWROK = 10ms (HWPG NEED TO BE HIGH at that time)
T5: MAINON TO MAINON2 = 500us
T6: EC_PWROK to UNCOREPWROK = 2ms(Min)
T7: SUS_STAT# to PLTRST# = 60us(Min)
T8: SYS_PWROK to SUS_STAT# = 1ms(Min)
T9: +VCC_CORE to IMVP_PWRGD = 5ms(Max)
T10: VRON to accept SVID command. = 5ms(Max)




Sandy Bridge Processor (DMI,PEG,FDI)




FDI Disabling (Discrete Only)



DP & PEG Compensation




Sandy Bridge Processor (CLK,MISC,JTAG)




eDP Hot-plug

CAD Note: Place PU resistor within 2 inches of CPU





Processor pull-up(CPU)



Sandy Bridge Processor (DDR3)


05



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



07



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG3 PEG Static x4 Lane	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Quanta Computer Inc.
PROJECT : FH5

Size Document Number
Sandy Bridge 4/4
Date: Monday, September 27, 2010 Sheet 7 of 41 Rev 1A


Cougar Point (DMI, FDI, PM)




Cougar Point (LVDS,DDI)



PCH Pull-high/low(CLG)




System PWR_OK(CLG)




S4/S5 well
ie DSW VR Enable

High = Enable (Default)
Low = Disable

~~DPWROK FOR DSW (Deep Sx Well)~~



09



30	ACZ_BITCLK	R230	33/1 4	ACZ_BITCLK R
30	ACZ_SYNC	R440	33/1 4	ACZ_SYNC R
30	ACZ_RST#	R247	33/1 4	ACZ_RST# R
30	ACZ_SDOUT	R457	33/1 4	ACZ_SDOUT R

Modify for B test.

+3V_SS

R246 210F_4

R242 210F_4

R472 51U_4

R251 100F_4

R243 100F_4

PCH_JTAG_TMS_R

PCH_JTAG_TDI_R

PCH_JTAG_TCK_R

Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031



Flash Descriptor Security Override	
GPI033	Low = Enabled High = Disabled
(Internal 28K/F pull high to +3V)	
Note : GPI033 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low/through an external pull-down in manufacturing or debug environments ONLY.	




New Add in CPT EDS Rev1.0 at 0316
 , Needs to be pulled High for
 Huron River platform.

[illegible]



Cougar Point-M (PCI,USB,NVRAM)



PLTRST#(CLG)




PCI/USB OC# Pull-up (CLG)




MPC Switch Control	
MPC_PwR_CTRL#	Low = MPC ON High = MPC OFF (Default)

MPC_PWR_CTRL# R184 *1K/J_4



CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)



Cougar Point (GPIO,VSS_NCTF,RSVD)



GPIO Pull-up/Pull-down(CLG)



Un-multiplexed. Can be configured as wake input to allow wakes from Deep Sleep. If not used then use 8.2-k Ω to 10-k Ω pull-down to GND.

GPIO15	
Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	
0	Intel ME TLS with no confidentiality
1	Intel ME TLS with confidentiality

```
GPUCORE_ON      31,39,41 dGPU_VRON
GPU_PWR_ON      41 dGPU_PWR_EM
```

SATA[3:2]GP/GPIO[37:36] internal Pull-down 20K
SATA2GP/GPIO36 (FDI_OVRVLTG) & SATA3GP/GPIO37 (DMI_OVRVLTG)
Sampled at Rising edge of PWR0K.
Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
NOTE: This signal should NOT be pulled high when strap is sampled




FDI TERMINATION VOLTAGE OVERRIDE	LOW - Tx, Rx terminated to same voltage
-------------------------------------	--



DMI TERMINATION VOLTAGE OVERRIDE	Low = 1x, RX terminated to same voltage (DC Coupling Mode) (DEFAULT)
-------------------------------------	--



BIOS RECOVERY	High = Disable (Default) Low = Enable
---------------	--




MFG-TEST



[ID0:D1]	0:0	0:1	1:0	1:1
Fuction	UMA	Optimus (Hynix)	Optimus (Samsung)	Rev.

Board ID2	reserve	PD	+3V
-----------	---------	----	-----



Ra



Rb

**Quanta Computer Inc.**


PROJECT : FH5

Size	Document Number	Rev
	Cougar Point 4/6	1/
Date:	Monday, September 27, 2010	Sheet 11 of 41



COUGAR POINT (POWER)




Cougar Point-M (POWER)



IBEX PEAK-M (GND)




DDR STD (DDR)





Standard 8H type:DDR-C-2013310-204p-1

MIOX_VDDQ should pop
3.3V for N11P-GE1, but
pull down 10k for N11P-GT



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0011
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVIDE[3]	PCI_DEVIDE[2]	PCI_DEVIDE[1]	PCI_DEVIDE[0]	0101
STRAP3	SOR_EXPOSED[3]	SOR_EXPOSED[2]	SOR_EXPOSED[1]	SOR_EXPOSED[0]	TBD
STRAP4	Reserve	Reserve	PCI_MAX_SPEED	DP_PLL_VDD3	TBD


	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
* 0x3(0011)	900MHz 512MB(64M*16) Samsung	AKDSLGH500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKDSLZWTW01	AKDSLZWTW00	H5TQ1G63BFR-11C
0x6(0110)	800MHz 1GB(128M*16) Hynix	AKD5MGGTW00	AKD5MGGTW01	H5TQ2G63BFR-12C
0x7(0111)	800MHz 1GB(128M*16) Samsung	AKD5MGGT501	AKD5MGGT502	K4W2G1646B-HC12

4.99K/F_4 ==> CS24992FB26
10K/F_4 ==> CS31002FB26
15K/F_4 ==> CS31502FB24
20K/F_4 ==> CS32002FB29
30.1K/F_4 ==> CS33012FB18
35.7K/F_4 ==> CS33572FB13
45.3K/F_4 ==> CS34532FB18

ROM_SI Strap Bit for RAM Mapping



N11P-GE1 DevID is 0x0DFE, so pull up
ROM_SCLK with 15Kohm and STRAP2
pull up 35Kohm





GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	N/A	
3	OUT	N/A	
4	OUT	N/A	
5	OUT	N/A	NV_VDD VID0
6	OUT	N/A	NV_VDD VID1
7	OUT	N/A	NV_VDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

NV VID Table for N12P-GE

GPU_VID1	GPU_VID2	+VGPU_CORE
0	0	0.825V
1	0	0.9V
0	1	0.95V
1	1	TBD


Modify 8/18






```

17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]


```



CHANNEL B: 512MB/1024MB DDR3





Placement has to be close to VRAM



Quanta Computer Inc.
PROJECT : FH5




CRT CONN/DDC LEVEL SHIFT




PLACE PULL DOWN RESISTORS CLOSE TO DIFFERENTIAL PAIRS CONNECTED TO SOLID GROUND WHICH IS CONTROLLED BY THE FET
AVOID STUBS TO ALL DIFFERENTIAL TRACES

INT-HDMI


PLACE AC CAP
CLOSE TO CONNECTOR



HDMI CONN





2.5" SATA HDD



SATA ODD

ODD CONN



Quanta Computer Inc.
PROJECT : FH5

Size Document Number
HDD/ ODD

Date: Monday, September 27, 2010 Sheet 25 of 41

Rev 1A

LAN


D

C

B


A

LAN Power




REQ by layout

X'tal 25MHz




LAN EEPROM(DEL)

Transformer




RJ45



Quanta Computer Inc.


PROJECT : FH5

Size	Document Number	Rev
	LAN_RTL8111E-GR/RJ45	1A
Date:	Monday, September 27, 2010	Sheet 26 of 41





8/23 Change BT on circuit.

BuleTooth (BTM)





USB Connector

USB Charge



Place close to the CONN side



	CTL1	CTL2	CTL3	NOTE
ES(PG1.1)	0	1	0	SDP(S3/S5)battery 12%以下
	0	1	1	DCP, Auto-detect(S3/S5)battery 12%以上 or AC mode
	1	1	0	SDP(S0)

USB_WORK	Mode
Low - S5 - 1.8A	DCP, Auto-detect
High - S0/S3 - 1.5A USB wake up with S3	CDP, BC Spec 1.1 == PCH HOST




	R321	mA
OC limitation	100k ohm	480
	22.1k ohm	2171

Applied Now




Quanta Computer Inc.


PROJECT : FH5




Keyboard(KBC)




For EMI Reserve Caps for debug




Touch Pad






8/23 Change TP to 12 pin conn.



LED



VOLMUTE






NEW CARD

32

PW BOARD CON

CPU FAN CTRL






Quanta Computer Inc.


PROJECT : FH5

Size	Document Number	Rev
	FAN/SW/NEWCARD	1A
Date:	Monday, September 27, 2010	Sheet 32 of 41


BACKLIGHT Control(LVDS)




BACKLIGHT POWER






LED Panel POWER SWITCH(LVDS)






LVDS/CCD











+1.05V_PCH
1.05 Volt +/- 5%
TDC : 13.58A
PEAK : 18.2A
OCP : 23A
Width : 730mil


Current limit = $10\mu A \cdot R_{th} / R_{DSon}$

$V_{OUT} = (1 + R_1 / R_2) \cdot 0.5$

+0.75V_DDR_VTT
0.75 Volt +/- 5%
TDC : 0.75A
PEAK : 1A
Width : 40mil

SMDDR_VREF
0.75 Volt +/- 5%
TDC : 0.015A
PEAK : 0.02A
Width : 10mil

+1.5V_SUS
1.5 Volt +/- 5%
TDC : 10.36A
PEAK : 13.81A
OCP : 15A
Width : 550mil




$$V_{out} = (PR_{150}/PR_{149}) \times 0.75 + 0.75$$

$L(\text{ripple current}) = (9-1.5) \cdot 1.5 / (2.2 \mu \cdot 400 \text{K} \cdot 9) \sim 1.42 \text{A}$
 $V_{\text{trip}} = (15-0.71) \cdot 4.3 \text{mohm}$
 $R_{\text{ILIM}} = V_{\text{trip}} / 10 \mu = 6.144 \text{K}$



+1.5V
1.5 Volt +/- 5%
TDC : 0.5A
PEAK : 0.65A
Width : 25mil

	S3	S5	+1.5V_SUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF




TDC : 1.125A
PEAK : 1.5A
Width : 60mil

VID0	VID1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V



Quanta Computer Inc.

PROJECT : FH5



Model FH5 MB	REV	CHANGE LIST				
	B		page 33: Change +VIN to VIN.			
		2010/09/20	page 30 : Del Q16 ,R351. page 10 : Add Q27 and Q28. page 26 : Change CON6 RJ45 Conn to DFTJ08FR157.			
		2010/09/22	page 10: Change USB port6 ot port10.			
		2010/09/22	page 31 : Del CN3 Netname ,NBSWON#, SLP_S3# ,+VCC_GFX,+VCC_CORE,H_PWRGOOD, RSMRST#, SLP_S4# ,SUS_STAT#. page 31 : Reserve R351 ,R574-R580 for Power sequence resistor. page 31 : Reserve C692 for H_PWRGOOD. page 9: Change JTAG VCC +3VPCU to +3V_S5.			
		2010/09/23	page 31 : Change CON2 VCC from +3V to +3V_S5. page 12 : Reserve C693,C694,C695,C696 for BSD. Page36 : PC61 ~ PC63 change value from *1000p/50V_4 (CH21006JB10) to *0.1u/50V_6 (CH41006K911) Page36 : PC62 ~ PC112 ~ PC116 ~ PC119 change value from 1000p/50V_4 (CH21006JB10) to 0.1u/50V_6 (CH41006K911) Page36 : PC72 change value from *PIV01000p/50V_4 (CH21006JB10) to * PIV00.1u/50V_6 (CH41006K911) Page36 : PC74 ~ PC122 ~ PC125 change value from PIV01000p/50V_4 (CH21006JB10) to PIV00.1u/50V_6 (CH41006K911) Page38 : PR190 changes value from 620K/F_4 (CS46202FB00) to 750K/F_4 (CS47502FB14) Page39 : PR44 changes value from PEV0169K/F_4 (CS41692FB12) to PEV0160K/F_4 (CS41602FB00) Page39 : PR36 changes value from PEV021.5K/F_4 (CS32152FB17) to PEV011.3K/F_4 (CS31132FB07) Page39 : PR37 changes value from PEV082K/F_4 (CS38202FB14) to PEV076.8K/F_4 (CS37682FB00) page36 :PL6 ~ PL8 ~ PL9 change footprint from CHOKE-ETQP4LR36WFC-4P-SMT to CHOKE-PCMB104T-R45MN-4P-SMT page06 Reserve C697,C698,C699 for VID.			
		2010/09/24	page06 Del R28 , add R21,C19,C20,Y2 , use crystal to provide 25M CLK. page36 Del PC57,PC58 ,ADD PC170,171,PC78,PC73,PC55 for C state issue. page38 Change PR199 to 7.32K_4(CS27322FB12) , change 1.5V_SUS OCP value.			
		2010/09/27	Page39 : PL4 change P/B from CV+68*0MZ00 to DC+68Z0M001 Page24 : C4,C5,C6,C7,C8,C9 change from2.2P/50V_4 to 10P/50V_4(CH01006JB08) . page 27 : Change U34 Ctrl1 1 ->3 behavior,add R554 , R581,del R582.			
	3C					