

X17 Block Diagram

Project code : 91.4H901.001

PCB Number : 07256

Revision : SB

MMC Board:48.4H902.0SA(07940)

LED Board:48.4H704.0SA(07865)

USB Board: 48.4H903.0SB(07939)

CPU V_CORE	
ISL6265 48,41	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

SYSTEM DC/DC	
TPS51124 43	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 1D2V_S0


SYSTEM DC/DC	
TPS51125 42	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC	
LDO 45	
INPUTS	OUTPUTS
5V_S5 3D3V_S0	0D9V_S3 1D5V_S0

SYSTEM DC/DC	
LDO 45	
INPUTS	OUTPUTS
3D3V_S5 3D3V_S0	1D2V_S5 2D5V_S0

SYSTEM DC/DC	
TPS51125 42	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

MAXIM CHARGER	
BQ24745 47	
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
System Block Diagram	
Size A3	Document Number
X17	
Date: Friday, February 15, 2008	Sheet 1 of 56
Rev SA	

		USB PORT#	DESTINATION
SB700	2.0	0	Combo (ESATA/USB)
		1	USB1
		2	USB2
		3	CAMERA
		4	Bluetooth
		5	NEW CARD
		6	USB3
		7	WLAN
		8	TV TUNER
		9	WUSB
		10	NC
		11	NC
	1.1	12	NC
		13	NC

PCI EXPRESS	DESTINATION
Lane 0	NEW CARD
Lane 1	WLAN
Lane 2	LAN
Lane 3	CARD READER &1394
Lane 4	TV tuner
Lane 5	NC




CONFIGURATION STRAPS			RECOMMENDED SETTINGS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) Note:1	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) Note:2	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

Release BOM need modify				
Page	Location	Schematic	BOM	2nd Source
P3	U41(CLK GEN)	71.09480.003	71.09480.003	71.08628.003
P10	U65(RS780MN)	71.RS780.M02	71.RS780.M07	
P18	U74(SB700)	71.SB700.M02	71.SB700.M06	
P41	U57,U11,U52,U51,(CPU power) U56,U53	ZZ.COMB0.001	84.04634.037	
P46	U62(GPU power)	ZZ.COMB0.001	84.07686.037	
P12	U17 (Side Port)	72.18512.M0U		72.18512.M0U(Qimonda) 72.55162.00U(HYNIX) 72.45116.A0U(Samsung)
P53 P54	U68~U71 (Vram)	72.18321.00U(Qimonda 700M)		72.18321.A0U(Qimonda 900M) 72.18321.00U(Qimonda 700M) 72.41032.B0U(Samsung)

ATI RESERVED CONFIGURATION STRAPS									
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET									
VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYNC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET									
GPIO_28_TDO		GENERICC		GPIO21_BB_EN					


NOTE 1: HD AUDIO MUST ONLY BE ENABLEDNOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLEDON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT

<Variant Name>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number X17	Rev SA
Date: Friday, February 15, 2008	Sheet 2	of 56




	CLK_NB_14M
RS780M	$1.1V = (90.9 / (90.9 + 158)) * 3.3V$

SB-EC1






* default		
SEL_HTT6 FS0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA FS1	1	100 MHz non-spreading differential SATA clock
	0	* 100 MHz spreading differential SRC clock
SEL_27 FS2	1*	27MHz non-spreading singled clock on pin 13 and 27MHz spread clock on pin 14
	0	100MHz differential spreading SRC clock

SSID = CPU



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P2	CPU COF	1	1500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P3	CPU COF	1	1300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P4	CPU COF	1	1000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P5	CPU COF	1	800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P6	CPU COF	1	500 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P7	CPU COF	1	300 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD

CPU / DDR2



SKT-CPU638P-GP-U

<Variant Name>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--

CPU DDR (2/4)		
Size	Document Number	Rev

Doc A3	Document Number X17	Ver SA
-----------	-------------------------------	------------------

Date: Tuesday, February 19, 2008 Sheet 5 of 56



LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.


(2.5V)250mA for VDDA

CPU_CLK (200MHz)


Cloce To CPU

near cpu


For HDT DBG




Sideband temperature



CPU temperature sensor
driver INT event to EC



FDV301N, the Vgs is:
min = 0.65V
Typ = 0.85V
Max = 1.5V



SB-EC63



CPU exceeds to 125°C

H_THERMDC 23

H_THERMDA 23

CPU_VDDIO_SUS_FB_H 40

CPU_VDDIO_SUS_FB_L 40

CPU_VDDNB_RUN_FB_H 40


CPU_VDDNB_RUN_FB_L 40

CPU_DBREQ#

CPU_TDO

LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80


HDT Connectors



<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU Control&Debug (3/4)			
Size	Document Number	Rev	
A3	X17	SA	
Date:	Friday, February 15, 2008	Sheet	6 of 56

SSID = MEMORY




62.10017.A61

HI 9.2mm




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor





Decoupling Capacitor

Place these Caps near DM1




Layout Note:

Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VT



SSID = MEMORY




I 5.2mm

PARALLEL TERMINATION


Put decap near power(0.9V) and pull-up resistor

Do not share the Term resistor between the DDR address and Control Signals.




Decoupling Capacitor

Place these Caps near DM2




Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT

SSID = N.B



For A-Link reference different moat



- ☐ NEW
- ☐ WLAN
- ☐ LAN
- ☐ CARD
- ☐ TV

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
ATi-RS780M HT LINK&PCIE(1/4)			
Size A3	Document Number		Rev
	X17		SA
Date:	Tuesday, February 19, 2008	Sheet 10 of	56

SSID = N.B

3D3V_S0 **SB-EC-81**

STRAP_DEBUG_BUS_GPIO_ENABLE Enables the Test Debug Bus using GPIO.(PIN: RS780M--> V5NCY) 0 : Enable 1 : Disable
RS780: Enables Side port memory (RS780 use H5NCY) *0 : Enable 1 : Disable


Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNC)
0 : Enable * 1 : Disable

RS780: Enables Side port memory (RS780 use HSYNC)
*0 : Enable 1 : Disable

```
*0 : Enable      1 : Disable
```

```
SUS_STAT#
Selects Loading of STRAPS From EEPROM
*1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
    or use default values if not connected
```

```
Selects Loading of STRAPS From EEPROM
*1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected,
    or use default values if not connected
```



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **ATI DG700M LVDS CRT (2/4)**

ATI-RS780M LVDS&CRT (2/4)		
Size A3	Document Number 117	Rev 2.1




Size A3	Document Number X17	Rev SA
------------	-------------------------------	------------------

AS	X17	SA
Date: Tuesday, February 19, 2008		Sheet 11 of 56

Date: Tuesday, February 19, 2008 Sheet 11 of 56

	1
--	---





SSID = N.B




MEM_COMP_P and MEM_COMP_N trace!
width >=10mils and 10mils spacing from
other Signals in X,Y,Z directions

SB-EC-78

ATI DY



72.18512.M0U




Main source: 72.55162.00U(HYNIX)
2'nd source : 72.18512.M0U(Qimonda)
3'rd source : 72.45116.A0U(Samsung)

<Variant Name>

Size A3		Document Number		Rev SA	
Date: Tuesday, February 19, 2008		Sheet 12 of 56			

SSID = N.B



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-RS780M PWR&GD (4/4)

Size

Document Number	
-----------------	--

X17





Rev

3

Date: Friday, February 15, 2008

Sheet

56



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT / LVDS MUX

Size

Document Number

X17

Rev

SA


Date: Tuesday, February 19, 2008

Sheet


14

of


56




CAMERA POWER



LCD CONNECTOR



TOP VIEW




<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN/CAMERA			
Size A3	Document Number X17		Rev SA
Date:	Tuesday, February 19, 2008	Sheet	15 of 56


CRT I/F & CONNECTOR

Layout Note:


Place these resistors close to the CRT-out connector



SB-EC15



Hsync & Vsync level shift










<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.


Title		
CRT CONN		
Size	Document Number	Rev
A3	X17	SA
Date:	Tuesday, February 19, 2008	Sheet 16 of 56

EMI



<Variant Name>			
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
DVI & HDMI CONN			
Size	Document Number	Rev	
A3		SA	
Date:	Friday, February 15, 2008	Sheet	17 of 56






SB700

Part 2 of 5


SB-EC33



SERIAL ATA

SATA PWR

HW MONITOR




Local Frame Buffer Strapping List
Copy from Becks.

	LFB_ID2	LFB_ID1	LFB_ID0
* Hynix	0	0	0
Qimonda	0	0	1
Samsung	0	1	0

SB-EC64


LFB_ID0 to LFB_ID2 got internal PU to S5.



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
ATI-SB700 SATA-IDE (3/5)			
Size	Document Number	Rev	
A3	X17	SA	
Date:	Tuesday, February 19, 2008	Sheet	20 of 56

SSID = S.B




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
ATi-SB700 POWER&GND (4/5)			
Size A3	Document Number		Rev
	X17		SA
Date:	Friday, February 15, 2008	Sheet 21 of	56

SSID = S.B

DEBUG STRAPS



REQUIRED STRAPS



REQUIRED SYSTEM STRAPS

	CLK_PCI_5035	CLK_PCI_5028	CLK_PCI_DEBUG	LPCCLK0	LPCCLK1	RTCCLK	AZ_RST#	SB_GPO17 , SBGPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	IMC ENABLED	ROM TYPE: H, H = Reserved H, L = SPI ROM
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM DEFAULT

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATi-SB700 STRAPPING (5/5)

Size A3

Document Number X17

Rev SA

Date: Tuesday, February 19, 2008

Sheet 22 of 56


Setting T8 as
100 Degree

$$V_DEGREE = (((\text{Degree} - 72) * 0.02) + 0.34) * VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Due to sourcer request , change 73.01G08.L04 to main source ,
73.07S08.AAG to 2nd source

Due to sourcer request , change 73.01G08.L04 to main source ,
73.07S08.AAG to 2nd source




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
THERMAL G792		
Size	Document Number	Rev
A3	X17	SA
Date:	Tuesday, February 19, 2008	Sheet 23 of 56

NEWCARD Connector


[illegible]

		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
WLAN/NEW CARD			
Size A3	Document Number x17		Rev SA
Date:	Tuesday, February 19, 2008	Sheet 24 of	56

3D3V_S5 1 2 3D3V_LAN_S5
60 ~ 100 mils GAP-CLOSE-PWR 60 ~ 100 mils






8101E REMOVE
8102E REMOVE
8111C STUFF





8111C/8102E 2.49K 64.24915.6DL
8101E 2K 64.20015.6DL

Power plan for pin1




SB-EC47




1. The trace length between L39 and 8111C pin1 must be within 200mil.
2. C469 close L39 200mil.
3. The trace width from VDD33 to pin63 should >40mils.
4. Power plan for pin1

1. Pin1 should be near inductor (4.7u H, L39) then 22u F (C469) then 0.1u F (C470).
2. Pin 63 should be near 0.1u F (C493) then 22u F (C494).
3. C471, C472, C473, and C474 as close as possible to RTL8111C



C471, C472, C473, and C474 as close as possible to RTL8111C



<Variant Name>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN 8111C/8101E**

Size A3	Document Number X17	Rev SA
---------	----------------------------	---------------



Date: Friday, February 15, 2008 Sheet 25 of 56

Bluetooth




EMI

For HF reference
different moat




<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HYPER FLASH/BT			
Size A3	Document Number		Rev
	X17		SA
Date:	Friday, February 15, 2008	Sheet 27 of	56


POWER TRACE >40 MIL



POWER TRACE >40 MIL




CLOSE TO CHIP




PUT UP ALL COMPONENT ON 0 OHM IF CHIP IS JMB385

Place L28, L29 close to SKT1




22.10218.U71

SB-EC83




For SD/MS Card Power



change Cardreader CN



SB-EC34



SB-EC24



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1394/CARD READER**


Size A3	Document Number X17	Rev SA
---------	---------------------	--------

Date: Friday, February 15, 2008 Sheet 28 of 56




400uS rise time
Supply 2A




400uS rise time
Supply 1.5~1.1A



WUSB CON




put close to connector




put at the U91 bottom

EMI




USB CON




ESATA

SB-EC17




SB-EC26

for layout



SB-EC25

for layout




<Variant Name>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		USB/ESATA CONN	
Size	Document Number	X17	Rev
A3			SA
Date:	Friday, February 15, 2008	Sheet	29 of 56


SATA HDD Connector




LED BD CONN




SATA ODD Connector




SATA HDD2 Connector



MMC BD CONN





POWER BUTTON




<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HDD/CDROM/LED/LAUNCH			
Size	Document Number		Rev
A3		X17	SA
Date:	Tuesday, February 19, 2008	Sheet	30 of 56



LINE Out



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.


AUDIO AMP/Speaker

Title		Rev	
Size	Document Number	X17	SA
Date: Tuesday, February 19, 2008		Sheet 32	of 56




SUBWOOFER

SB-EC10

32 AMP_SHUTDOWN >>>




SUBWOOFER CONN.



LINE2 Out

-SB-EC62



緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO AMP/Subwoofer			
Size A3	Document Number X17	Rev SA	
Date: Tuesday, February 19, 2008	Sheet 33	of 56	


LINE In












Headphone / LINE1 OUT



SPDIF OUT / LINE2 OUT







Internal KeyBoard Connector

<< KROW[1..8] 36,56
 << KCOL[1..18] 36,56



KEYBOARD MARTIX the same as Y40/Y41/Y45/Y46

Keyboard matrix (from vendor)


	US	Eur	Jap	Other
MATRIXID0#	1	0	1	0
MATRIXID1#	1	1	0	0



GOLDEN FINGER FOR DEBUG BOARD



COVER SWITCH




TOP VIEW


A15 (B1)
 A14 (B2)
 ...
 A2 (B14)
 A1 (B15)


(BOTTOM VIEW)

TouchPad Connector




17" TOUCHPAD BUTTON SWITCH







Run Power




CPU_CORE
Intersil ISL6265




Charger Max8725




Adapter




TPS51117
GPU_CORE




TPS51124
1D8V_S3
1D2V_S0




TPS51125
5V/3D3V



RT9026PFP
0D9V_S3




TPS51117
1D1V_S0



G9161
1D2V_S5





G957
1D5V_S0



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Size A3 Document Number X17 Rev SA
Date: Friday, February 15, 2008 Sheet 39 of 56



SB-EC51

<Variant Name>		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev SA	
Title		ISL6265HR CPU Core/VDDNB 1/2	
Size A3	Document Number	X17	Rev SA
Date: Tuesday, February 19, 2008	Sheet 40	of 56	

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH NEC_TOKIN MPLC0730L4R7 / 68.4R710.20G
O/P cap: 330U 2.5V 2R5TPE330M9L/ 77.23371.13L
H/S: SI7326DN/30m0hm/ 4.5Vgs/ 84.07326.037
L/S: SI7326DN/30m0hm/ 4.5Vgs/ 84.07326.037




+VCC_CORE0
Design Current: 12.6A
Peak current: 18A
OCP_min:24A

+VCC_CORE1
Design Current: 12.6A
Peak current: 18A
OCP_min:24A


Title		Rev	
ISL6265HR CPU Core/VDDNB 2/2		SA	
Size	Document Number		
A3			
Date: Friday, February 15, 2008		Sheet	41 of 56

SB-EC52



SB-EC53


Iomax=6A
OCP>12A
 Cyntec 7*7*3
 DCR=30mohm, Irating=6A
 Isat=13.5A



Close to VFB Pin (pin5)

SB-EC54

Iomax=6A
OCP>12A




SB-EC4



20071127

SB-EC50

SB-EC48



<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
TPS51125 5V/3D3V		
Size	Document Number	Rev
A3	X17	SA
Date:	Friday, February 15, 2008	Sheet 42 of 56

SB-EC55

20071016

1D2V_PWR
1D8V_PWR
51124_VFB2
51124_VFB1

-SB

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

Vout=0.758V*(R1+R2)/R2 --> PWM mode
Vout=0.764V*(R1+R2)/R2 --> Skip Mode

Id=7.5A
Qg=4~5nC,
Rdson=26~30mohm

Cytec 10*10*4
DCR=3mohm, Irating=15A
Isat=40A

Iomax=12A
OCP>18A

SB-EC56

Id=14.5A
Qg=25~35nC,
Rdson=5.9~7.25mohm

Vo(cal)=1.8046V

SANYO
ESR=9mohm

Id=5A
Qg=8.7~13nC,
Rdson=23~30mohm

Cytec 6*6*3
DCR=14mohm, Irating=9A
Isat=18A

1D2V Iomax=5A
OCP>10A

Id=5A
Qg=8.7~13nC,
Rdson=23~30mohm

SANYO
ESR=15mohm

Fujitsu
ESR=15mohm

SB-EC57

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51124 1D8V/1D2V

Size

Document Number

X17

Rev

SA

Date: Friday, February 15, 2008


Sheet 43

of

56

SB-EC58

SB-EC65



Id=7.5A
Qg=4~5nC,
Rdson=26~30mohm

Cyntec 10*10*4
DCR=4.2mohm, Irating=16A
Isat=33A

Id=10A
Qg=9~13nC,
Rdson=12~15mohm

Vo(cal)=1.1060V

1D1V Iomax=9A
OCP>18A


SANYO
ESR=15mohm

$$V_{out} = 0.75 * (R1 + R2) / R2$$


<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TPS51117 1D1V			
Size A3	Document Number X17		Rev SA
Date:	Friday, February 15, 2008	Sheet 44 of	56

G957


1D5V_S0
Iomax=1A

SB-EC4



1D2V_S5



Iomax=400mA



Place near to SB700

Iomax=1A
OCP>2A

SB-EC59

2D5V_S0
Iomax=0.3A

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

0D9V&2D5V&1D25V&1D5V

Size
A3

Document Number

X17


Rev
SA

Date: Friday, February 15, 2008

Sheet 45 of 56

SB-EC60

SB-EC61




1D2V Iomax=11A
OCP>20A

GPU_CORE_PWR


SANYO
ESR=15mohm

SB-EC-66



SB-EC7

SB-EC7



$$V_{out} = 0.75 * (R1 + R2) / R2$$

PWRCNTL_0	PWRCNTL_1	Vout(Default)	Vout(Cal.)
0	0	1.2V	1.2033V
1	0	1.0V	1.0091V
0	1	0.9V	0.9057V

SI7686
84.07686.037



Cyntec 10*10*4
DCR=3mohm, Irating=15A
Isat=40A

Vo(cal)=1.2033V

SB-EC9

Id=14.5A
Qg=25~35nC,
Rdson=5.9~7.25mohm

SB-EC9




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
TPS5117 GPU Core		
Size	Document Number	Rev
A3	X17	SA
Date:	Friday, February 15, 2008	Sheet 46 of 56

SB-EC21

Adaptor in to generate DCBATOUT



GPU Run Power



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD IN/ BTY SWITCH/GPURUN

Size

Document Number

X17

Rev

SA


Date: Friday, February 15, 2008

Sheet

48


of


56




<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
M8XM PCIE		
Size	Document Number	Rev
A3	X17	SA
Date: Friday, February 15, 2008		
Sheet 49 of 56		





SB-EC7



Note:1 VIP3 MUST NOT BE PULLED HIGH ON M82-M

Note:2 GPIO8 MUST NOT BE PULLED HIGH ON M86-M or M7X

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS	
			M8x	M7x
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7XM and M86M ONLY) Note:1	X	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82M ONLY) Note:2	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11.9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYN	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYN	VGA ENABLED	0	0
BIF_HDMI_EN	HSYN	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X

NOTE 1: HD AUDIO MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT


NOTE 2: HDMI MUST ONLY BE ENABLED ON SYSTEMS THAT ARE LEGALLY ENTITLED. IT IS THE RESPONSIBILITY OF THE SYSTEM DESIGNER TO ENSURE ENTITLEMENT


ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

VHAD0	VIP0	VIP2	VIP4	VIP6	VIP7	GPIO2	GPIO3	H2SYN
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET								
GPIO_28_TDO	GENERICC	GPIO21_BB_EN						


<Variant Name>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
STRAPS					
Size A3	Document Number X17				Rev SA
Date: Friday, February 15, 2008		Sheet 55		of 56	




SB-EC35

Keyboard EMI Caps




EMI Power


SB-EC37




SB-EC40




SB-EC44




SB-EC39




SB-EC41




SB-EC45




SB-EC38




SB-EC42



SB-EC43




SB-EC46




SB-EC36


P/N: 34.39S07.001




P/N: 34.49T19.001



P/N: 34.4B312.002



P/N: 34.39S07.001



-SB ME

<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
EMI	
Size A3	Document Number
X17	
Date: Friday, February 15, 2008	Sheet 56 of 56
Rev SA	