











Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED	ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR	
CFG4 DISPLAY PORT PRESENCE STRAP	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	

7





Haswell ULT (RTC, HDA, JTAG, SATA)



PCH JTAG Debug (CLG)

MP remove(Intel)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	




Haswell ULT (PCIE,USB)




Haswell ULT (SYSTEM POWER MANAGEMENT)

On Die DSW VR Enable
High = Enable (Default)
Low = Disable






PCH Pull-high/low(CLG)




1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.


Haswell ULT (CLK)




Do not short
the testlow pins together.




Haswell ULT (LPC/SPI/SMB/CLINK)




SMBus/Pull-up(CLG)



PVT 0721



SPI FLASH




GPIO27

With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSW

Hasswell ULT(GPIO, LPIO, MISC)


+V1.05S_VCCST



DMIC_DETECT:
High : Single DMIC
Low : Dual DMIC


GPIO66	
R316	ENABLE
R316_NC	DISABLE(Default)

GPIO Pull-up/Pull-down(CLG)



11

Vendor	Vendor Part Number	BOARD_ID2	BOARD_ID3	BOARD_ID4
Elpida(4G)	EDJ4216EFBG-GN-F	0	0	0
Samsung(4G)	K4B4G1646B-HYK0	0	0	1
Hynix(4G)	H5TC4G63AFR-PBA	0	1	0
Elpida(8G)	EDJ8416E6MB-GN-F	0	1	1
Samsung(8G)	K4B8G1646B-MYK0	1	0	0
Hynix(8G)	H5TC8G63AMR-PBA	1	0	1
		1	1	0
		1	1	1



R127(Low)
R128(High)

R125(Low)
R126(High)

	Board ID1	Board ID0
Mule FI1	0	0
HuronSHA1 FI2	0	1
HuronSHB1 FI3_UMA	1	0
HuronSHB1 FI3_DGPU	1	1


GPIO86	
PU	LPC
PD	SPI (Default IPD)

No Reboot Strap(GPIO81)


NC	Default
PU	EN

TLS CONFIDENTIALITY STRAP(GPIO15)

NC	Default
PU	EN



PCBA SKU	Discrete	UMA
R135(Pull High)	Stuff	No Stuff
R136(Pull Low)	No Stuff	Stuff




Size	Document Number	Rev
		1A
HSW PCH(GPIO/MISC)		
Date:	Monday, August 19, 2013	Sheet 11 of 40

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.











New ADD
 ** Strapping Pin, Can not pull low.
 Note the input leakage current to the strap pins must be less than 10uA.


Since ECSCI is OD, no need for a back-drive protection diode on this signal. But note there is internal PU in chipset at default






DVT-2013-05-19



Magnetic Lid Switch




E-CMOS : AL002618001/EC2618NLB1GR
 PROLIFIC : AL003661003/PT3661-BB
 BCD : AL009249000/AH9249NTR-G1







PVT-2013-07-18

1.Level 1 Environment-related Substances Should Never be Used.
 2.Recycled Resin and Coated Wire should be procured from Green Partners.




Size	Document Number	Rev
	NPC885L	1A
Date	Monday, August 19, 2013	Sheet 16 of 40








These component need to close to Slot



Pin Define:



Pin No.	NAME	Pin No.	NAME
1	CD/DAT3	8	DAT1
2	CMD	9	DAT2
3	Vss1	10	CD\WP(GND)Pin
4	VDD	11	CD Pin
5	CLK	12	WP Pin
6	Vss2	13	GND(Shell)
7	DAT0	14	GND(Shell)
		15	GND(Shell)
		16	GND(Shell)

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.




HDMI 19



H/W Thermal Protect



Motherboard ambient temperature ,Beside USB



Motherboard ambient temperature ,Beside CPU



$$RSET(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

95	18.5K
100	15K
107	10.3K
110	8.2K

DIS SKU

Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	70	R208=36.87K	36.5K	71	70
Near GFX sensor temp	65	R146=40.72K	40.2K	66.3	65.1
Near AUDIO sensor temp	60	R345=44.62K	44.2K	61.2	60

UMA SKU

Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	81	R208=28.63K	28K	82.3	81.4
Near AUDIO sensor temp	58	R345=46.2K	46.4K	58.4	57.1



PROJECT : FI1

Size	Document Number	Rev
	HDMI/Thermal IC	1A
Date	Monday, August 19, 2013	Sheet 19 of 40

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.



The diagram shows the relationship between the Mode signal and the VBUS signal. The Mode signal transitions from CDP to OFF and then to DCP. The VBUS signal transitions from high to low when Mode becomes OFF and returns to high when Mode becomes DCP. A double-headed arrow indicates that the VBUS stop time (the duration VBUS is low) is 1 second.

[illegible]

System State	USB Battery Charging Setting			
	Disable	C(1 2 3)	Enable	C(1 2 3)
S0	SDP	(X 1 0)	CDP	(1 1 1)
S3	SDP	(X 1 0)	DCP BC	(1 0 0)
DS3	Charger OFF	(0 0 0)	DCP BC	(1 0 0)
S4	Charger OFF	(0 0 0)	DCP BC	(1 0 0)
S5	Charger OFF	(0 0 0)	DCP BC	(1 0 0)

ILIM_SEL (I LIMIT(A)= 48000/R)		
HI	I_LIM_1	
LO	I_LIM_0	48000/22.6K=2.123A


 Quanta Computer Inc. PROJECT : FI1		
Size	Document Number	Rev 1A
USB/USB Charger		
Date:	Monday, August 19, 2013	Sheet 20 of 40

Realtek PC Camera RTS5825


To Rear Camera(8M)

Check


PVT 0721




SPI Interface



1.05V LDO for sensor core power




2.7V LDO for sensor I/O analog power




Pull High



PN 0415




RTS5825 QFN46 (Parallel & MIPI)



Rear Camera LED


USB Rear Camera Power

DVT 05-19



To Front/Rear Camera(1M/8M)

2.8V LDO for sensor ACTVDD



1. Level 1 Environment-related Substances should Never be Used.
2. Recycled Resin and Coated Wire should be procured From Green Partners.

NGFF Wifi/BT connector

WLAN/WIMAX/WiGig Need Type A

22

WiFi



WiGig

Check symbol


KB BACKLIGHT

KB Backlight: Max. 360mA

KB Backlight PWM=380Hz



AC Mode : Support Wake on WLAN
DC Mode : Don't support wake on WLAN




1.Level 1 Environment-related Substances Should Never be used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.


Place caps close to connector.

MP 0810



(8) PCIE_RXNS_L0



DVT 0510:Add inverter logic for SATA & PCIE detect




T/P Board to T/P




0327reverse

FAN




1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.



1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

To Power/Sleep LED & BATTERY LED



Power & Assist SW Follow FI3

D48, C2437 near SW1

D47, C299 near SW2



D45, C2435 near SW3


D46, C2436 near SW4




Quanta Computer Inc.
PROJECT : FI1



Size	Document Number	Rev
	LED/RF/KB/PS	1A
Date:	Monday, August 19, 2013	Sheet 25 of 40














STATE	S3	S5	1.5VSUS	VTTREF	VTT
S0	1	1	0n	0n	0n
S3	0	1	0n	0n	Off/High Z
S4/S5	0	0	Off	Off	Off









D

D

C

C

B


B

A

A

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

		Quanta Computer Inc.	
		PROJECT : FI1	
Size	Document Number	Rev 1A	
Debug con			
Date:	Monday, August 19, 2013	Sheet	32 of 40



1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

D

D

C

C

B

B

A

A

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

		Quanta Computer Inc.	
		PROJECT : FI1	
Size	Document Number	Rev	
	VRAM 3/4	1A	
Date:	Monday, August 19, 2013	Sheet	34 of 40

5

4

3

2

1




1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.







		Quanta Computer Inc.	
		PROJECT : FI1	
Size	Document Number		Rev
	VRAM 4/4		1A
Date:	Monday, August 19, 2013		Sheet 35 of 40

Sensor HUB



LSM303DLHC Orientation Setting (Top) ■




PVT 0730




L3GD20TR Orientation Setting (Top)



G-sensor/E-compass/Magnetometer



Gyroscope




Only surface layer delete


- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners.

**Quanta Computer Inc.**

Size	Document Number	Rev
	Blank	1A
Date:	Monday, August 19, 2013	Sheet 37 of 40



Function	IC	SMBus Address
Charge IC	ISL88731CHRTZ	0X12
Battery	Battery	0X16
NFC		



1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

Power	Voltage	S0	S3	DS3	S4 (/W RTC Wake up)	S4 (/WO RTC Wake up)	S4 (/WO CHANGE)	S4 (/W CHANGE)	S5 (/WO CHANGE)	S5 (/W CHANGE)	Ctl Signal
+3VPCU	3.3V	V	V	V	V	V	V	V	V	V	Adapter/BAT in
+3.3V_DSW	3.3V	V	V	V	V	V	V	V	V	V	DEEP_EC_EN
+3V_WAKE	3.3V	V	V	V	V			V		V	EC_WAKE_ON
+5V_WAKE	5V	V	V	V	V			V		V	EC_WAKE_ON
+5V_S5	5V	V	V		V						S5_ON
+3V_S5	3.3V	V	V		V						S5_ON
+1.35V_SUS	1.35V	V	V	V							SUS_ON
+3V	3.3V	V									RUN_ON
+5V	5V	V									RUN_ON
+0.675V_DDR_VTT	0.675V	V									RUN_ON
+1.05V	1.05V	V									RUN_ON
+1.5V	1.5V	V									RUN_ON
+VCC_CORE	By VID	V									RUN_ON



Quanta Computer Inc.
PROJECT : FI1

Size	Document Number	Rev 1A
Power Table		
Date:	Monday, August 19, 2013	Sheet 39 of 40

