


A	B	
---	---	--

--	--

HK1 BLOCK DIAGRAM



Change List from PVT to MP

HK1_MB_SCH_PVT_001

P19-- R345 change to 48.7K.
Reason : Change thermal sensor temperature to 55 degree.
Possible Risk: No.

P19-- R208 change to 27.4K for UMA.
Reason : Change thermal sensor temperature to 82 degree.
Possible Risk: No.



HK1_MB_SCH_PVT_002

P16-- KR27 change value from 10K to 4.7K.
P33-- PD7 change value from uClamp3301D to CDS0D323-T03C.
Reason : for Battery ESD protect.
Possible Risk: No.



Sandy Bridge Processor (DDR3)

05






1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.

Quanta Computer Inc. PROJECT : Huron River		Rev
		1A
Date:	Sunday, April 03, 2011	Sheet
Sandy Bridge 2/4		5 of 39

Sandy Bridge Processor (GND)


Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training





Quanta Computer Inc.
PROJECT : Huron River

Size

Document Number

Sandy Bridge 4/4

Date: Monday, February 21, 2011


Sheet 7 of 39

Rev 1A

1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.


Cougar Point (DMI, FDI, PM)

U16C



Cougar Point (LVDS, DDI)

U16D





08

INT. DP


INT. DP

PCH Pull-high/low(CLG)




1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.

Cougar Point (HDA, JTAG, SATA)




RTC Circuitry(RTC)



MX25L3205DM2I-12G: AKE39FP0Z00
W25X32VSSIG: AKE39ZP0N00

PCH SPI (CLG)




PCH Strap Table


For NPCE795L Using

Pin Name	Strap description	Sampled	Configuration	HK1/HK2 note									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Enabled										
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										


PCH JTAG Debug (CLG)



Cougar Point-M (PCI,USB,NVRAM)




Cougar Point-M (PCI-E, SMBUS, CLK)




For LAN

For EC


PLTRST#(CLG)




PCI/USB OC# Pull-up (CLG)




CLK_REQ/Strap Pin(CLG)




SMBus/Pull-up(CLG)



Cougar Point (GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down(CLG)




Board ID0 (N12M/N12P)	N12M	N12P
R294	Stuff	No Stuff
R297	No Stuff	Stuff

Board ID1 (VRAM Vendor)	Samaung	Hynix
R47	Stuff	No Stuff
R48	No Stuff	Stuff

Board ID2 (VRAM 1G/512M)	1G	512M
R39	Stuff	No Stuff
R27	No Stuff	Stuff



SV_SET_UP
High = Strong (Default)



HOST_ALERT#1_R R269 1K/J 4

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG - TEST




PCBA SKU	Discrete	UMA
R277	Stuff	No Stuff
R275	No Stuff	Stuff



FDI TERMINATION VOLTAGE OVERRIDE
LOW - Tx, Rx terminated to same voltage




DMI TERMINATION VOLTAGE OVERRIDE
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS RECOVERY
High = Disable (Default)
Low = Enable




Quanta Computer Inc.
PROJECT : Huron River



PCH6(CLG) IBEX PEAK-M (GND)

13









Quanta Computer Inc.

PROJECT : Huron River

Size	Document Number	Rev
	Cougar Point 6/6	1A

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.



Date: Monday, February 21, 2011 Sheet 13 of 39




1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

DDR_RVS(DDR)


15



VREF DQ1 M1 Solution



Place these Caps near So-Dimm1.









Quanta Computer Inc.
PROJECT : Huron River

Size	Document Number	Date	Sheet	Rev
	DDR3 SO-DIMM-1	Tuesday, April 05, 2011	15 of 39	1A

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

**** Strapping Pin, Can not pull low.**
Note the input leakage current to the strap pins must be less than 10uA.


Since ECSCI is OD, no need for a back-drive protection diode on this signal. But note there is internal PU in chipset at default






For NPCE795L Using

Size	Document Number	Rev
	EC-NPCE791L	1A

Size: Sunday, April 03, 2011 Sheet: 16 of 39








DIS SKU					
Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	73	R208=34.59K	34.8K	73.2	72.2
Near GFX sensor temp	73	R146=34.59K	34.8K	73.2	72.2
Near AUDIO sensor temp	55	R345=48.58K	48.7K	55.5	54.2

UMA SKU					
Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	82	R208=27.89K	27.4K	83.1	82.2
Near AUDIO sensor temp	55	R345=48.58K	48.7K	55.5	54.2

H/W Thermal Protect



Bluetooth



Quanta Computer Inc.

PROJECT : Huron River

Size	Document Number	Rev
	HDMI/Bluetooth/Thermal IC	3A


1.Level 1 Environment-related Substances Should Never be Used.

2.Recycled Resin and Coated Wire should be procured from Green Partners.

Date: Wednesday, April 06, 2011


Sheet 19 of 39

MB to USB board





USB PORT 0

20




T/P Board to T/P

9/13 change F2 P/N from 0.12A to 0.25A



FAN




Quanta Computer Inc.
PROJECT : Huron River

Size	Document Number	Rev
	USB/TP/FAN	1A

1.Level 1 Environment-related Substances Should Never be Used.



2.Recycled Resin and Coated Wire should be procured from Green Partners.

Date: Monday, February 21, 2011 Sheet 20 of 39




ODD CONNECTOR



8/18 Change HDD 2nd source connector patt number




9/13 Add ESD prptection D23,D24 IC for HDD






HDD CONNECTOR



1/18 Change U19 from G547 to G557.



EMI



Quanta Computer Inc.
PROJECT :Huron River





Size	Document Number	Rev
	HDD/ODD	1A

1.Level 1 Environment-related Substances Should Never be Used.



2. Recycled Resin and Coated Wire should be procured from Green Partners. Date: Monday, February 21, 2011 Sheet 23 of 39


Sheet 23 of 39

AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.
Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms).







GFX_CORE LL: -3.9mV/A (OCP40A, PR142: 2.49K) - GT2





1.5VSUS & VTT_MEM




MODE	DISCHARGE MODE
+5V	No discharge
+1.5V	Tracking discharge
GND	Non-tracking discharge


VDDQSET	VDDQ(V)	VTTREF & VTT	NOTE
GND	1.5 fixed	VDDQSNS/2	DDR3
5V	1.8 fixed	VDDQSNS/2	DDR2
FB-Resistor	Adjustable	VDDQSNS/2	1.5V<VDDQ<3V

$$V_{TT} = V_{TTREF} = V_{DDQSNS}/2 = 0.75V$$

STATE	S3	S5	1.5VSUS	VTTREF	VTT
S0	1	1	on	on	on
S3	0	1	on	on	off
S4/S5	0	0	off	off	off



+0.85V



$V_{out1} = (1 + R_g/R_h) * 0.5$

VID 0	VCCSA_SEL	+0.85V
0	0	0.9V
0	1	0.8V
1	0	0.75V
1	1	0.65V

$$V_{out} = 2.75 * (R2 / (R1 + R2))$$

N12P-GV

External VGA_CORE Voltage Setting


GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	VGA_CORE	
0	0	1.025V	PR176=64.9Kf_4
0	1	1.00V	PR181=0_4
1	0	0.85V	PR180=16.9Kf_4
1	1	0.85V	PR39=3.24Kf_4

N12M-GS2

External VGA_CORE Voltage Setting

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	VGA_CORE	
0	0	1.025V	PR176=66.5K/F_4
0	1	1.00V	PR181=0_4
1	0	0.875V	PR180=15.4K/F_4
1	1	0.875V	PR39=3.09K/F_4

Dis-charge





UMA_GFX_DISABLE



(0.1A) +3V

(2A) +1.05V

(6A) +1.5V




Quanta Computer Inc.
PROJECT : Huron River

Size	Document Number	Rev
	VCC1.8	1A

1. Level 1 Environment-related Substances Should Never be Used.
 2. Recycled Resin and Coated Wire should be procured from Green Partners.


Date: Tuesday, April 05, 2011 Sheet 32 of 39



Quanta Computer Inc.
PROJECT : Huron River

Size Document Number
BAT IN/ADA IN/UL
Rev 1A

1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.
Date: Sunday, April 03, 2011 Sheet 33 of 39





N12P-GV

External VGA_CORE Voltage Setting:

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	VGA_CORE	
0	0	1.025V	PR176=64.9K/F_4
0	1	1.00V	PR181=0_4
1	0	0.85V	PR180=16.9K/F_4
1	1	0.85V	PR39=3.24K/F_4

N12M-GS2

External VGA_CORE Voltage Setting:

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	VGA_CORE	
0	0	1.025V	PR176=66.5K/F_4
0	1	1.00V	PR181=0_4
1	0	0.875V	PR180=15.4K/F_4
1	1	0.875V	PR39=3.09K/F_4

Logical Strap Bit Mapping

Resistor Value	Pull to VDD	Pull to GND
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111


N12M Strap Bit Define

Straps	Bit 3	Bit 2	Bit 1	Bit 0
ROM_S0	FB[1]	FB[1]	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33

for device ID


For N12P VR3 pull high 4.99K VR65 NC VR36 Pull down 4.99K

For N12M VR3 pull high 4.99K VR65 NC VR36 Pull down 30K



1/18 Change VC5,VC6 from 18P to 27P.

1/18 Change N12M and N12P device ID



	VRAM Capacity	VRAM Vender	ID	VR35	P/N	P/N
N12M	64Mx16 DDR3	Hynix	0010	PD15K	H5TQ1G63DFR-12C	
		Samsung	0011	PD20K	K4W1G16466-BC12	
	128Mx16 DDR3	Hynix	0110	PD35K	H5TQ2G63BFR-12C	
		Samsung	0111	PD45K	K4W2G1646C-HC12	

**Quanta Computer Inc.****PROJECT : Huron River**

Size	Document Number	Rev
	Nvidia 2/4	2A

1.Level 1 Environment-related Substances Should Never be Used.


2.Recycled Resin and Coated Wire should be procured from Green Partners.Date: Tuesday, April 05, 2011

Sheet 36 of 39

Down Side VRAM TOP/BOT

TOP


BOT



Up Side VRAM TOP/BOT

TOP

BOT



USB PORT Architecture for EVT	
PORT 0	IO Port
PORT 1	IO Port
PORT 2	IO Port
PORT 3	N/A
PORT 4	IO Port
PORT 5	N/A
PORT 6	N/A
PORT 7	N/A
PORT 8	N/A
PORT 9	Camera
PORT 10	N/A
PORT 11	N/A
PORT 12	WiMax
PORT 13	BlueTooth

PCIE BUS	
PORT 1	WLAN Port
PORT 2	N/A
PORT 3	N/A
PORT 4	CARD READER
PORT 5	N/A
PORT 6	GLAN(RTL8111E)
PORT 7	N/A
PORT 8	N/A

SM BUS	MBCLK/MBDATA
ISL88731CHRTZ	0001 001X
NVIDIA	1001 111X

SATA BUS	
PORT 0	HDD
PORT 1	N/A
PORT 2	N/A
PORT 3	ODD
PORT 4	N/A

Board ID0 (N12M/N12P)	N12M	N12P
R294	Stuff	No Stuff
R297	No Stuff	Stuff

Board ID1 (VRAM Vendor)	Samaung	Hynix
R47	Stuff	No Stuff
R48	No Stuff	Stuff

Board ID2 (VRAM 1G/512M)	1G	512M
R39	Stuff	No Stuff
R27	No Stuff	Stuff

	DGPU_PRSENT#(GPIO39)	BOARD_ID0 (GPIO16)	BOARD_ID1(GPIO6)	BOARD_ID2(GPIO17)
UMA	0	0	0	0
N12M-GS2_SAM_512MB	1	1	1	0
N12M-GS2-SAM_1GB	1	1	1	1
N12M-GS2-HYN_512MB	1	1	0	0
N12M-GS2-HYN_1GB	1	1	0	1
N12P-GV_SAM_512MB	1	0	1	0
N12P-GV-SAM_1GB	1	0	1	1
N12P-GV-HYN_512MB	1	0	0	0
N12P-GV-HYN1_1GB	1	0	0	1