


PHRAA

Superior 10/10G

LA-7211P REV 1.0 Schematic

**Intel Processor(Sandy Bridge) / PCH(Cougar Point)
2011-01-31 Rev 1.0**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211	
				Document Number	
Date: Monday, February 28, 2011				Sheet 1 of 59	Rev B



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	REV B
				4019BD	
				Date	Monday, February 28, 2011
				Sheet	3 of 69

(0 MEANS ON X MEANS OFF)

1

2

3











4

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--


1

2


34[illegible][illegible]4[illegible]




Buffered Reset to CPU




FAN Control Circuit



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019BD	
				Date: Monday, February 28, 2011	Sheet 5 of 59




Intel(R) FDI
PCI EXPRESS* - GRAPHICS
eDP




PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

eDP_COMP signals should be shorted near balls and routed with typical impedance <25m ohm



Close to CPU



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 4019BD	Rev B
				Date: Monday, February 28, 2011	Sheet 6 of 59

<11> DDR_A_D[0..63]

JCPUC




DDR SYSTEM MEMORY A




Sandy Bridge_rPGA_Rev0p61

<12> DDR_B_D[0..63]




JCPUD



DDR SYSTEM MEMORY B



Sandy Bridge_rPGA_Rev0p61



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019BD	
				Date	Monday, February 28, 2011
				Sheet	7 of 59

+CPU_CORE

POWER

JCPU_F


94A (Quad Core 45W)
53A (SV 35W)

8.5A


+1.05VS_VCCP Decoupling:
2X 330U (6m ohm), 12X 22U

+1.05VS_VCCP

TOP Socket Cavity x 7




Bottom Socket Cavity x 5




+CPU_CORE Decoupling:
4X 470U (4m ohm), 16X 22U, 10X 10U


Bottom Socket Cavity




Top Socket Edge




Top Socket Cavity



Co-Lay with C2, C5, C7, C9




TOP Socket Edge



PEG AND DDR

SVID


SENSE LINES




VIDALERT#
VIDSClk
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSS_SENSE_VCCIO



Pull high resistor on VR side



Close to CPU

Close to CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BD
				Date	Monday, February 28, 2011
				Sheet	8 of 59

Sandy Bridge_rPGA_Rev0p61

ESR 17mohm

1

C873 +

330U_2.5V_M_R17

SENSE
/ TNES

DDR3 -1.5V RATIO

SA RATI

MTSC

GRAPHICS

1
2
3

Sandy Bridge rPGA Rev0p6.

The diagram illustrates the bottom socket edge connector for the bottom cavity. It features a central section labeled "Bottom Socket Edge" with a "Co-layer Cost Down Plan" box. This box contains components C112, C113, and ESR, with a 330U_D2_2VM_R6M capacitor. The diagram also shows the "Bottom Socket Cavity" and "Top Socket Cavity" sections, each with a "Bottom Socket Edge" and "Top Socket Edge" connector. The components are labeled with their values and footprints, such as 22U_0805_6.3V6M, C266, C267, C271, C338, C341, C342, C343, C344, C345, C346, C347, C348, C349, C350, C351, and C391. The diagram is a detailed schematic of the bottom socket edge connector for the bottom cavity, showing the bottom socket edge, bottom socket cavity, and top socket cavity. The components are labeled with their values and footprints, such as 22U_0805_6.3V6M, C266, C267, C271, C338, C341, C342, C343, C344, C345, C346, C347, C348, C349, C350, C351, and C391. The diagram is a detailed schematic of the bottom socket edge connector for the bottom cavity, showing the bottom socket edge, bottom socket cavity, and top socket cavity. The components are labeled with their values and footprints, such as 22U_0805_6.3V6M, C266, C267, C271, C338, C341, C342, C343, C344, C345, C346, C347, C348, C349, C350, C351, and C391.

VCCPLL Decoupling:
1X 330U (6m ohm), 1X 10U, 2x

The diagram shows a decoupling circuit for the VCCPLL pin. It starts with a +1.8VS supply connected to a 10U0805 resistor (R76). This resistor is in series with a parallel combination of a 330U 2.5V 15m resistor (C185) and a 10U0402 capacitor (C186). Following this, there is another parallel combination of a 10U0402 capacitor (C206) and a 10U0402 capacitor (C230). The output of this network is connected to the VCCPLL pin of a component labeled 1U_0402. A ground symbol is also shown.

AK35	VCC AXG SENSE R	R121	1	OPT@	2	0	0402	5%
AK34	VSS AXG SENSE R	R251	1	OPT@	2	0	0402	5%

+V_SM_VREF should have 20 mil trace width

Close to CPU

R74
100_0402_1%
OPT@

VCC_AXG_SENSE <55>
VSS_AXG_SENSE <55>

+1.5V_CPU Decoupling:
1X 330U (6m ohm), 6X 10U


+VCCSA Decoupling:
1X 330U (6m ohm), 3X 10

Bottom Socket Cavity +VCCSA Co-lay for Cost Down Pla


VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.75 V
1	1	0.65 V

For Sandy Bridge



Reserve it to
follow CRB 1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/01/31	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC, MB A7211		
					Size Document Number		Rev B
					Custom	4019BD	
Date: Monday, February 28, 2011					Sheet	9	of 59







DDR3 SO-DIMM A Reverse Type



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A7211			
Size		Custom		Document Number		4019BD		Rev B			
Date		Monday, February 28, 2011		Sheet		11		of 59			




Reverse Type DDR3 SO-DIMM B




Layout Note:
Place near JDDR.H

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB


Layout Note:
Place near JDDR.H.203 and 204




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title					
								SCHEMATIC, MB A7211					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.													
Size													
Document Number													
						4019BD		Rev B					
						Date: Monday, February 28, 2011		Sheet 12 of 59					




Lane Reversal




Differential signal




LVDS




Lane Reversal




Lane Reversal




Differential signal




LVDS




Lane Reversal




Lane Reversal




Differential signal




LVDS




Lane Reversal




Lane Reversal




Differential signal




LVDS




Lane Reversal




Lane Reversal




Differential signal




LVDS




Lane Reversal




Lane Reversal




Differential signal




LVDS





Lane Reversal






Lane Reversal



EDP is supported
only on IFPD



EDP
HDMI



Part 4 of 7
NC
LVDS/TMDS


TEST

SERIAL

GENERAL




External VGA Thermal Sensor

Address: 0x9A H



Internal Thermal Sensor

Address: 0x9E H, 0x9A H




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	Document Number	4019BD	Rev	B	
Date	Monday, February 28, 2011	Sheet	14	of	59

For PHQAA EVT Phase only			
Mode	VID1	VID0	+VGA_CORE
P0(Cold)	1	1	0.95 V
P0	0	1	0.950V
P8/P12	0	0	0.825 V


N12M-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	606	790	1.00 V
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GS Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD

N12P-GE Performance Mode			
Mode	NVCLK (MHz)	MCLK (MHz)	+VGA_CORE
P0	TBD	TBD	TBD
P8	TBD	TBD	TBD
P12	TBD	TBD	TBD




32A for N11E-GE1-LP
28A for N11P-GE1
16A for N11M-GE1 & N11M-OP1
14A for N11M-GE2




CV225 22U_0603_6.3V6M @	CV226 22U_0603_6.3V6M @	CV227 22U_0603_6.3V6M @
CV57 330U_2.5V_M_R17 OPT@	CV58 330U_2.5V_M_R17 OPT@	CV10 47U_0805_4V6 OPT@
CV60 10U_0603_6.3V6M OPT@	CV61 10U_0603_6.3V6M OPT@	CV43 22U_0805_6.3V6M OPT@
CV51 4.7U_0603_6.3V6K OPT@	CV62 1U_0402_6.3V6K OPT@	CV60 10U_0603_6.3V6M OPT@
CV44 0.22U_0402_6.3V6K OPT@	CV52 0.22U_0402_6.3V6K OPT@	CV55 0.22U_0402_6.3V6K OPT@
CV63 0.1U_0402_16V7K OPT@	CV64 0.047U_0402_25V6K OPT@	CV59 0.1U_0402_16V7K OPT@
CV85 0.047U_0402_25V6K OPT@	CV66 0.047U_0402_25V6K OPT@	CV70 0.022U_0402_25V7K OPT@
CV70 0.022U_0402_25V7K OPT@	CV71 0.022U_0402_25V7K OPT@	CV123 0.022U_0402_25V7K OPT@
CV75 0.01U_0402_25V7K OPT@	CV76 0.01U_0402_25V7K OPT@	CV74 0.01U_0402_25V7K OPT@
CV77 0.01U_0402_25V7K OPT@	CV78 0.01U_0402_25V7K OPT@	CV75 0.01U_0402_25V7K OPT@
CV79 0.01U_0402_25V7K OPT@	CV124 0.01U_0402_25V7K OPT@	CV125 0.01U_0402_25V7K OPT@

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title		SCHEMATIC, MB A7211	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev	
									4019BD	B	
Date:								Monday, February 28, 2011		Sheet	15 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019BD
				Date:	Monday, February 28, 2011
				Sheet	17 of 59




<22,23> MDB[0..63]

RV58
40.2_0402_1%
OPT@

RV59
40.2_0402_1%
OPT@

RV60
60.4_0402_1%
OPT@



RV61
10K_0402_5%
OPT@

RV105
60.4_0402_1%
OPT@

UVIC

Part 3 of 7

MEMORY INTERFACE C

MDB0 B13 FBC_D0
MDB1 D13 FBC_D1
MDB2 A14 FBC_D2
MDB3 C16 FBC_D3
MDB4 C16 FBC_D4
MDB5 B16 FBC_D5
MDB6 A17 FBC_D6
MDB7 D16 FBC_D7
MDB8 C13 FBC_D8
MDB9 B11 FBC_D9
MDB10 A11 FBC_D10
MDB11 A11 FBC_D11
MDB12 C10 FBC_D12
MDB13 C8 FBC_D13
MDB14 B8 FBC_D14
MDB15 A8 FBC_D15
MDB16 F8 FBC_D16
MDB17 F8 FBC_D17
MDB18 F10 FBC_D18
MDB19 E9 FBC_D19
MDB20 F12 FBC_D20
MDB21 D8 FBC_D21
MDB22 D11 FBC_D22
MDB23 F11 FBC_D23
MDB24 D12 FBC_D24
MDB25 E13 FBC_D25
MDB26 B13 FBC_D26
MDB27 F14 FBC_D27
MDB28 F15 FBC_D28
MDB29 F16 FBC_D29
MDB30 F16 FBC_D30
MDB31 F17 FBC_D31
MDB32 D29 FBC_D32
MDB33 F27 FBC_D33
MDB34 F28 FBC_D34
MDB35 E28 FBC_D35
MDB36 D26 FBC_D36
MDB37 E25 FBC_D37
MDB38 D24 FBC_D38
MDB39 E25 FBC_D39
MDB40 E32 FBC_D40
MDB41 F32 FBC_D41
MDB42 D33 FBC_D42
MDB43 F31 FBC_D43
MDB44 C33 FBC_D44
MDB45 F29 FBC_D45
MDB46 D30 FBC_D46
MDB47 F29 FBC_D47
MDB48 B29 FBC_D48
MDB49 C31 FBC_D49
MDB50 C29 FBC_D50
MDB51 B31 FBC_D51
MDB52 C32 FBC_D52
MDB53 B32 FBC_D53
MDB54 B35 FBC_D54
MDB55 B34 FBC_D55
MDB56 A29 FBC_D56
MDB57 B28 FBC_D57
MDB58 A28 FBC_D58
MDB59 C28 FBC_D59
MDB60 C26 FBC_D60
MDB61 D25 FBC_D61
MDB62 B25 FBC_D62
MDB63 A25 FBC_D63

FBC_CMD0 F18 CMDB0
FBC_CMD1 F19 CMDB2
FBC_CMD2 D18 CMDB3
FBC_CMD3 C17 CMDB4
FBC_CMD4 C19 CMDB5
FBC_CMD5 B17 CMDB6
FBC_CMD6 E20 CMDB7
FBC_CMD7 B19 CMDB8
FBC_CMD8 D20 CMDB9
FBC_CMD9 A19 CMDB10
FBC_CMD10 C20 CMDB11
FBC_CMD11 F20 CMDB12
FBC_CMD12 B20 CMDB13
FBC_CMD13 G21 CMDB14
FBC_CMD14 E22 CMDB15
FBC_CMD15 F24 CMDB16
FBC_CMD16 F23 CMDB18
FBC_CMD17 C25 CMDB19
FBC_CMD18 C23 CMDB20
FBC_CMD19 E21 CMDB21
FBC_CMD20 E22 CMDB22
FBC_CMD21 D21 CMDB23
FBC_CMD22 A23 CMDB24
FBC_CMD23 D22 CMDB25
FBC_CMD24 B23 CMDB26
FBC_CMD25 C22 CMDB27
FBC_CMD26 B22 CMDB28
FBC_CMD27 A22 CMDB29
FBC_CMD28 A20 CMDB30
FBC_CMD29 G20
FBC_CMD30
FBC_CMD31

FBC_DQM0 A16 DQMB0
FBC_DQM1 D10 DQMB1
FBC_DQM2 F11 DQMB2
FBC_DQM3 D15 DQMB3
FBC_DQM4 D27 DQMB4
FBC_DQM5 D34 DQMB5
FBC_DQM6 A34 DQMB6
FBC_DQM7 D28 DQMB7

FBC_DQS_RN0 B14 DQSB#0
FBC_DQS_RN1 B10 DQSB#1
FBC_DQS_RN2 D9 DQSB#2
FBC_DQS_RN3 E14 DQSB#3
FBC_DQS_RN4 E26 DQSB#4
FBC_DQS_RN5 D31 DQSB#5
FBC_DQS_RN6 A31 DQSB#6
FBC_DQS_RN7 A26 DQSB#7

FBC_DQS_WP0 C14 DQSB0
FBC_DQS_WP1 A10 DQSB1
FBC_DQS_WP2 E10 DQSB2
FBC_DQS_WP3 D14 DQSB3
FBC_DQS_WP4 E26 DQSB4
FBC_DQS_WP5 D32 DQSB5
FBC_DQS_WP6 A32 DQSB6
FBC_DQS_WP7 B26 DQSB7

FBC_WCK0 G14
FBC_WCK0_N G15
FBC_WCK1 G11
FBC_WCK1_N G12
FBC_WCK2 G27
FBC_WCK2_N G28
FBC_WCK3 G24
FBC_WCK3_N G25

FBC_CLK0 F17 CLKB0
FBC_CLK0_N D17 CLKB0#
FBC_CLK1 D23 CLKB1
FBC_CLK1_N E23 CLKB1#

DQMB[7..0] <22,23>

DQSB[7..0] <22,23>


DQSB[7..0] <22,23>

GB2-128 Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date:	Monday, February 28, 2011
				Sheet	19 of 59

Memory Partition A - Lower 32 bits



DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition A - Upper 32 bits




GB2-128

Mode E - Mirror Mode Mapping

	DATA Bus	
Address	0...31	32...63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Memory Partition C - Upper 32 bits



GB2-128
Mode E - Mirror Mode Mapping


Address	DATA Bus	
	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

OPTIMUS




Close to LVDS Connector

DISCRETE





Close to LVDS Connector

DISCRETE for Dual Chanal Panel




Close to LVDS1 Connector



DISCRETE for Full-HD and 3D eDP Panel






LCD/PANEL BD. Conn.



Reserve for EMI request



Close to LVDS Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019BD
				Date: Monday, February 28, 2011	Sheet 25 of 59

OPTIMUS




<31> UMA_CRT_R	1 OPT0 2	CRT_R
<31> UMA_CRT_G	1 OPT0 2	CRT_G
<31> UMA_CRT_B	1 OPT0 2	CRT_B
<31> UMA_CRT_HSYNC	1 OPT0 2	CRT_HSYNC
<31> UMA_CRT_VSYNC	1 OPT0 2	CRT_VSYNC
<31> UMA_CRT_CLK	1 OPT0 2	CRT_CLK
<31> UMA_CRT_DATA	1 OPT0 2	CRT_DATA

Close to CRT Connector



DISCRETE

<13> VGA_CRT_R	1 DIS0 2	CRT_R
<13> VGA_CRT_G	1 DIS0 2	CRT_G
<13> VGA_CRT_B	1 DIS0 2	CRT_B
<13> VGA_CRT_HSYNC	1 DIS0 2	CRT_HSYNC
<13> VGA_CRT_VSYNC	1 DIS0 2	CRT_VSYNC
<13> VGA_CRT_CLK	1 DIS0 2	CRT_CLK
<13> VGA_CRT_DATA	1 DIS0 2	CRT_DATA

Close to CRT Connector






CRT CONNECTOR





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40198D
				Date	Monday, February 28, 2011
				Sheet	26 of 59

HDMI CEC Controller






For DISCRETE

<14>	VGA_HDMI_CLK_	CV296	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXC+
<14>	VGA_HDMI_CLK_	CV293	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXC-
<14>	VGA_HDMI_TX0_	CV294	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD0
<14>	VGA_HDMI_TX0_	CV297	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD0-
<14>	VGA_HDMI_TX1+	CV299	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD1+
<14>	VGA_HDMI_TX1_	CV298	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD1-
<14>	VGA_HDMI_TX2_	CV295	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD2-
<14>	VGA_HDMI_TX2_	CV300	1	2	0.1U 0402 16V7K DHDMI@	VGA DVI TXD2+




For Optimus


<31>	UMA_HDMI_TXC+ UMA_HDMI_TXC-	CV308	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TXC+
<31>	UMA_HDMI_TXC-	CV304	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TXC-
<31>	UMA_HDMI_TX0+	CV306	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX0+
<31>	UMA_HDMI_TX0-	CV302	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX0-
<31>	UMA_HDMI_TX1+	CV303	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX1+
<31>	UMA_HDMI_TX1-	CV301	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX1-
<31>	UMA_HDMI_TX2+	CV307	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX2+
<31>	UMA_HDMI_TX2-	CV305	1	2	0.1U	0402	16V7K	IHDMI@	VGA_DVI_TX2-





HDMI Connector






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A7211		
				Size	Document Number	Rev B
				4019BD		
Date: Monday, February 28, 2011				Sheet	27	of 59











Boot BIOS Strap		
RF_Off#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_Off#	
*	Low= A16 swap override Enable High= A16 swap override Disable



For Optimus

USB-RIGHT1
USB-RIGHT2
USB-Left1

IR Emitter



USB port6 and port7 are disabled on HM65

Finger Fingerprint
WiMax
TV Tuner #1
Int. Camera
3G/ TV tuner #2


Within 500 mils


USB-Right
USB-Left

DMI & FDI Termination Voltage	
NV_CLE	
Set to VCC when HIGH	
Set to VSS when LOW	




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2011/01/31				2012/12/31				SCHEMATIC, MB A7211			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev B			
Date: Monday, February 28, 2011				Sheet 32 of 59				4019BD			







PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_SUS	5	0.001
VCC3_3	3.3	0.266
VCCADAC	3.3	0.001
VCCADPLL	1.05	0.08
VCCADPLL	1.05	0.08
VCCCORE	1.05	1.3
VCCDMI	1.05	0.042
VCCIO	1.05	2.925
VCCASW	1.05	1.01
VCCSPI	3.3	0.02
VCCDSW	3.3	0.002
VCCDFTERM	1.8	0.19
VCCRTC	3.3	6 uA
VCCSUS3_3	3.3 / 1.5	0.01
VCCVRM	1.5	0.16
VCCCLKDMI	1.05	0.02
VCCSSC	1.05	0.095
VCCDIFFCLKN	1.05	0.055
VCCALVDS	3.3	0.001
VCCTX_LVDS	1.8	0.06




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/01/31				Deciphered Date			
2011/01/31				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
4019BD				B				Date			
Monday, February 28, 2011				Sheet				34 of 59			







IR Emitter Connector



B-CAS Circuit




Finger printer





Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2011/01/31		Deciphered Date		2012/12/31		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A7211		
								Size	Document Number	Rev
								4019BD		B
								Date:	Monday, February 28, 2011	Sheet 38 of 59





Slot 1 Half PCIe Mini Card-WLAN/ WiMax



WLAN&BT Combo module circuits		
	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H





Slot 2 Full PCIe Mini Card- 3G/ TV Tuner
Half PCIe Mini Card- JET




USB Sleep & Charge
Auto-Mode
Mode3/Mode4

MAX14566B		
CB0 SLP_CHG_M4	CB1 (CEN#) SLP_CHG_M3	STATUS
0	0	AUTO MODE
0	1	Force Dedicated charger mode (MODE3)
1	X	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM


MAX14566E	
CB0: SLP_CHG_M4	STATUS
0	AUTO MODE
1	Pass-Through (USB) Mode: Connect DP/DM to TDP/TDM






CC16 close to pin43
For internal LD0 in SD3.0

JMB389C




D3E mode





Power On Strapping setting

Pin name	Description	
	High	Low
MDIO7	on-board★	add-in card
MDIO14	CR_LED high active	CR_LED low active★




Vendor review to set @

Add RC24 and RC17 close to UC1 for xD issue




Reserved for EMI, close to UC1.42
Change RC11 from 22ohm to 0ohm
in order fix SDXC performance low.




Reserved for EMI, close to JREAD

5 in 1 Card Reader




Security Classification		Compal Secret Data		Title	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Document Number	4019BD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, February 28, 2011
				Sheet	41 of 59










+1.5V to +1.05V Transfer


























+3VALW to +3V Transfer



Close to U102.D7 Close to U102.P13



+3V:200mA +1.05V:800mA




Place as close as possible to U102.N14 and U102.M14


Change ESD Diode for EMI request

2010/09/17 Add Level shift to avoid +3V leakage from +3VALW_PCH


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2012/12/31	
2011/01/31		2012/12/31		Compal Electronics, Inc.	
2012/12/31		2012/12/31		SCHEMATIC, MB A7211	
2012/12/31		2012/12/31		4019BD	
2012/12/31		2012/12/31		Monday, February 28, 2011	
2012/12/31		2012/12/31		Sheet 42 of 59	




SPI Flash (256KB)




LPC Debug Port





Keyboard LED



KEYBOARD CONN.




G-Sensor




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				4019BD
				Rev B
				Date: Monday, February 28, 2011
				Sheet 45 of 59


Power Button




Caps Sensor/Light Sensor Conn.




Touchpad & Light Pipe Connector




DC-IN LED




HDD LED




WiMAX LED




ESD solution




EMI solution




Screw Hole




PCB Federal Mark PAD




LED/B Connector



LOGO/B Connector



ISPD






Security Classification	Compal Secret Data		Title	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				4019BD
				Rev B
				Date: Monday, February 28, 2011
				Sheet 46 of 59

[illegible][illegible][illegible][illegible]

- | | |
|---|--|
| ☐ Q43 | ☐ C473 |
| ☐ FDS5676AS_S08 | ☐ 4.7U_0805_10V4Z |
| ☐ OPT@ | ☐ OPT@ |
| ☐ C481 | ☐ C478 |
| ☐ 0.1U_0402_25V6 | ☐ 1U_0402_6.3V6K |
| ☐ OPT@ | ☐ OPT@ |
| ☐ R430 | ☐ C475 |
| ☐ 820K_0402_5% | ☐ 4.7I_0805_10V4Z |
| ☐ OPT@ | ☐ OPT@ |
| ☐ R431 | ☐ R146 |
| ☐ 220K_0402_5% | ☐ 100K_0402_5% |
| ☐ OPT@ | ☐ OPT@ |
| ☐ R429 | ☐ Q188 |
| ☐ 470_0805_5% | ☐ 2N7002_SOT23-3 |
| ☐ OPT@ | ☐ FOT0@ |
| ☐ Q13 | |
| ☐ 2N7002DW-T/R7_SOT363-6 | |
| ☐ OPT@ | |












[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title SCHEMATIC, MB A7211	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Rev B
				Document Number 4019BD	
Date:	Monday, February 28, 2011	Sheet	47 of 59		




ACIN



	Precharge detector		
	Min.	typ.	Max
H-->L	14.42V	14.74V	15.23V
L-->H	15.39V	15.88V	16.39V




RTC Battery





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
Date:	Monday, February 28, 2011	Sheet	48	of	59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE CORPORATION TO ANY OTHER DIVISION OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				4019BD	
				Date: Monday, February 28, 2011	Sheet 49 of 59



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019BD	
				Date	Monday, February 28, 2011
				Sheet	51 of 59
				Rev	B




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROBOTICS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date:	Monday, February 28, 2011
				Sheet	52 of 59
				Rev	B




Ipeak=6A
 Imax=4.2A
 Rtrip=14.3K, OCP=7.69A
 F=315KHz
 Total Capacitor ??u
 ESR=??mohm

VID1	+VCCSAP
1	0.8V
0	0.9V



Ipeak=17A
Imax=11.9A
Rtrip=6.81K, OCP=19.25A
F=315KHz
Total Capacitor ??uF,
ESR ??mohm


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
				Date	Monday, February 28, 2011
				Sheet	54 of 59



N12P-GV	N12P-GS
I _{max} =15.09A I _{peak} =21.56A I _{ocp} =24.18A	I _{max} =30A I _{peak} =35.32A I _{ocp} =38.31A
PR607=7.15K PQ604=unpop	PR607=7.15K PQ604=unpop

$$VFB(0.7) = V_{out} \cdot R_{bottom} / (R_{top} + R_{bottom})$$

Pstate	GPU_VID0	GPU_VID1	N12P-GV	N12P-GS
P8/P12	0	0	0.85V	0.825V
P0	1	0	1.0V	0.975V
	0	1		
P0(cold)	1	1	1.025V	1.0V
			PR632=3.57K PR641=16.5K PR633=16.5K PR640=105K	PR632=3.57K PR641=20K PR633=16.5K PR640=105K



I_{peak}=27A
I_{max}=18.9A
F=290kHz
Total capacitor
1050u
ESR=3.1m ohm

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	2010/04/20	P36-P45	Release	
	2010/10/23	P49	Change PR29 to 100K,Delete PQ7	Circuit modify
	2010/10/23	P50	Change PQ204 to A04409L,PR210 to 200K ohm,PR211 to 47k ohm	Circuit modify
			Change PQ212 to SB00000E000,delete PQ218 ,add PR206,PC206	
			Change PR222 to 53.6K ohm,PR223 to 20k ohm for L01	
	2010/10/23	P51	Change PQ360 to SB00000E000	Circuit modify
	2010/10/23	P52	Change PR157 to 6.04K ohm,PQ151 to TPCA8065,PQ603 TPCA8057	Circuit modify
			Change PL152 to 1UH,add PR156,PC156	
	2010/10/23	P53	Change PC452 to 220U_4.3mm height,add PR456,PC456	Circuit modify
	2010/10/23	P54	Change PQ401 to TPCA8065,PQ402 TPCA8057,add PR406,PC406	Circuit modify
	2010/10/23	P55	Add 3rd phase function,PC569,PC574,delete PC568,PC566	Circuit modify
			Change All high side to TPCA8065,all low side to TPCA8057	
			Add GFX function for L01,L03,add all sunnber	
	2010/10/23	P56	Add VGA_CORE function	Circuit modify
	2010/11/29	P48	Disable Pre charge function	Circuit modify
	2010/11/29	P49	Change PR22 to 3.48K Ω ,PR28 to 30.9K Ω ,PR27,PR31 to 100K Ω	Circuit modify
			PR20 to 17.8K Ω , add PQ7	
	2010/11/29	P50	Change PR219 to 100K Ω ,PL201 to 1UH,add PC204,PQ218	Circuit modify
			Change PR222 to 6.34K Ω ,PR234 to 3.24K Ω ,PR223 to 20K Ω	N12P-GS SKU
			Change PR222 to 53.6K Ω ,PR234 to 5.49K Ω ,PR223 to 20K Ω	N12P-GV SKU
			Add PC209,PC224	EMI request
	2010/11/29	P51	Add pc225	EMI request
	2010/11/29	P54	Change PR407 to 6.81K Ω	Circuit modify
	2010/11/29	P55	Add pc560	Circuit modify
	2010/11/29	P56	Change PR624 to 95.3K Ω ,PR632 to 3.57K Ω ,PR640 to 105K Ω	N12P-GS SKU
			PR633 to 16.5K Ω ,PR641 to 20K Ω	
			Change PR624 to 71.5K Ω ,PR632 to 3.57K Ω ,PR640 to 105K Ω	N12P-GV SKU
			PR633,PR641 to 16.5K Ω	
	2010/12/29	P49	Change PR27 to 15.8K Ω ,PR28 to 20K Ω ,PR30 to 14.7K Ω	N12P-GV SKU
			Change PR27 to 120K Ω ,PR28 to 10K Ω ,PR30 to 11K Ω	N12P-GS SKU
	2010/12/29	P50	Change PR219 to 100 Ω	Circuit modify
			Change PR222 to 10K Ω ,PR223 to 33K Ω ,PR234 to 10.7K Ω ,PR215 to 20m Ω	N12P-GV SKU
			Change PR222 to 8.25K Ω ,PR223 to 26.7K Ω ,PR234 to 4.12K Ω	N12P-GS SKU
	2010/12/29	P55	Change PC549 to 0.22U_0603_25V	Circuit modify
	2010/12/29	P56	Change PU600 to RT8237C	Circuit modify
			Change PR624 to 118K	OCP modify
	2011/02/09	P49	Change PQ219,PQ220 to SB000009610	Circuit modify
	2011/02/09	P50	Change PC209 to 4.7U_0805,PQ218 to SB000009610	Circuit modify
			Add PR246,PR247,PR248,PC223	Add ADP_V
	2011/02/09	P52	Add PR186,PC186	Circuit modify
	2011/02/09	P53	Change PC452 to 330U_4.2H	Circuit modify
	2011/02/10	P55	Change PC537 to 47P_0403	Circuit modify

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/01/31	Deciphered Date	2012/12/31	Title	
					SCHEMATIC, MB A7211	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019BD	B
				Date:	Monday, February 28, 2011	Sheet 57 of 59

HW PIR (Product Improve Record)

PHRAA LA-7211P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1

GERBER-OUT DATE: 2010/10/26

Item	Date	Page	Component	Solution	Request

Base LA-6831 0929 schematic to modify					
Delete 14550@					
Delete 3G@					
Delete Felica@					
Delete UMA@					
Update ODD schematic for sub board					
Add logo board schematic					
Remove CIR and LID schematic to sub board					
Update TP Button for sub board					
Change JHDD1, JHDD2, JUSB, JLVDS, JFP, JFAN, JODD, JIR footprint for ME					
Change FAN schematic to PWM					
Modify Screw Hole for PHRAA ME					

Item	Date	Page	Component	Solution	Request

1)	10/04	44	R290, C309	Reserve RC filter on SPI_CLK	For EMI request
2)	10/04	29	C314	Reserve Reserve 10P Cap on 48MCLK_USB30	For EMI request
3)	10/04	28	C315	Reserve 10P Cap on AZ_BITCLK_HD	For EMI request
4)	10/04	11	C317, C319, C339, C340, C352, C353	Reserve 6PCS 33P cap on +1.5V	For EMI request

5)	10/04	40		LAN_R_GND change to GND	For EMI request
6)	10/04	25	D84	Change P/N and add ESD diode(D84) BOM to SCA00001A00	For ESD request
7)	10/04	38	D82	Change ESD diode (D82) BOM to SC300000100	For ESD request
8)	10/04	37	D85, D86, D87	Reserve ESD diode and close to the connector	For ESD request
9)	10/04	43	DA6, DA7	Change P/N and add ESD diode(D84) BOM to SCA00001A00	For ESD request
10)	10/04	46	D83	Change ESD diode (D83) BOM to SCA00000E00	For ESD request
11)	10/04	32	C516	Reserve C516 on PLT_RST#	For ESD request
12)	10/05	38	JFP	Change footprint to P-TWO_161011-04021	For ME request
13)	10/06	27	L8,L9,L10,L11	Change Common mode choke to SM070000K00	For EMI request
14)	10/06	42	DT2	Change to SC600001600	For ESD request
15)	10/06	42	DT4	Add DT4	For ESD request
16)	10/06	25	R267,R268,R269 R270,R283,R333 R337,R329	Co-lay with optimus support 2-CH panel	For SPEC design ready

17)	10/09	25		Change JLVDS PIN define	For HW4 common design
18)	10/12	25		Change JLVDS PIN define	For layout request
19)	10/12	34	L22,C509	Change to test point T30	On-die VR default support
20)	10/12	34	R483,C280	Change to test point T36	On-die VR default support
21)	10/12	35	R498	Change to test point T41	On-die VR default support
22)	10/12	35	L20,C302	Change to test point T42	On-die VR default support
23)	10/12	35	L17,C296	Change to test point T43	On-die VR default support
24)	10/12	34	R541,R474,R480 R509,R517,R520	Change size to 0402	For layout request

25)	10/12	46		Change LID +3VALW to +3VL	
26)	10/12	06		Change PEG AC coupling caps from 0.22uF to 0.1uF(SE076104K80)	For NVDIA suggest
27)	10/12	13		Change PEG AC coupling caps from 0.22uF to 0.1uF(SE076104K80)	For NVDIA suggest
28)	10/12	09	R122,R252	Change from 100 ohm to 1k ohm	For HW4 schematic review
29)	10/12	09		Add +1.5VS to PJ30 and	For HW4 schematic review
30)	10/12	09		Change +1.5V from PJ30 to Q33	For HW4 schematic review
31)	10/12	29	R564	Change to @	For HW4 schematic review
32)	10/12	33	R124	Delete	For HW4 schematic review
33)	10/12	33	R444	Change BOM structure to mount	For HW4 schematic review
34)	10/12	05		Delete XDP function and change to test point	For layout space
35)	10/12	28		Delete PCH SPI schematic	For layout space
36)	10/12	37		Swap JPIO PIN define	
37)	10/12	42		Swap LT4	For layout request
38)	10/12	05		Update FAN control schematic	For HW4 schematic review
39)	10/12	40	CL43, CL44	Add CL43, CL44	For EMI request
40)	10/12	40	CL683,CL684	Delete CL683,CL684	For layout space
41)	10/12	42	JUSB30	Change to LOTES_AUSB0003-P001C	For ME request
42)	10/14	37	JHDD2	Change to ACES_88058-120N	
43)	10/14	46	H26,H28,H29	Delete	For ME last drawing
44)	10/14	46	H1-H7	Update screw hole	For ME last drawing
45)	10/14	38	L57	Swap L57	For layout request
46)	10/18	37	D86	Swap D86	For layout request
47)	10/18	25	D84	Change D84 BOM structure to install	For ESD request
48)	10/18	43	DA6,DA7	Change DA6,DA7 BOM structure to install	For ESD request
49)	10/18	46	C479,C482,C483 C484,C495,C496 C499,C500,C509 C517,C520	Reserve 0.1u Cap	For ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/01/31	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB A7211
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019BD
Date:	Monday, February 28, 2011	Sheet	58	of	59

HW PIR (Product Improve Record)

PHRAA LA-7211P SCHEMATIC CHANGE LIST

REVISION CHANGE: 1.0

GERBER-OUT DATE: 2011/01/31

NO DATE PAGE MODIFICATION LIST

PURPOSE

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
50)	10/20	29	R228 Change R228 from10k to 1k ohm	For Intel spec demand
51)	10/20	41	CC23 Mount CC23	For vendor demand
52)	10/20	44	R172 Change to @ due to the pull high will be in Cap sensor board	
53)	10/20	47	C403 Change C403 from 0.01uF to 0.1uF	To avoid inrush current.
54)	10/25	37	JHDD2 Swap JHDD2	For sub board
55)	10/25	14	RV114, RV115	For NV schematic
56)	10/25	16	RV400, RV481	
57)	10/25	24	RV107, RV109	
			RV116, RV117	
58)	10/26	38	QB4 Change QB4 from SB211970110 to SB00000R300	For sourcer demand
59)	10/26	39	U5 Change U5 from SA000045Z00 to SA00004GV00	For design change
60)	11/12	28	+3V_SPI Change +3V_SPI to +3VS	For EVT issue
61)	11/12	44	R290 Mount R290	For EVT issue(88)
62)	11/12	11	C317, C319, C339 Mount this part for DDR +1.5V return path	
			C340, C352, C353	
63)	11/12	46	C522-C526 Mount this part	For EMI request
64)	11/12	39	D24 Remove D24	For SUSP# leakage
65)	11/12	20	CV220, CV229 Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV230, CV231	
66)	11/12	21	CV232, CV233 Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV234, CV235	
67)	11/12	22	CV236, CV237 Add VRAM +VRAM_1.5VS power rail	For NV demand
			CV238, CV239	
68)	11/12	44	Change EC GPXI0D04 from SLP_CHG# to OTP_HW	For PWR demand
69)	11/12	44	D26, R359 Add for OTP_HW function	For PWR demand
70)	11/12	44	R1428, R439 Remove for SLP_CHG#	For PWR demand
71)	11/12	26	T75, T76 Add test point at JCRT pin4, pin11	For CIC demand
72)	11/12	39	Q39, Q40 Add Q39, Q40	For avoid SUSP# leakage
73)	11/21	46	JPOWER Reverse JPOWER pin define	
74)	11/21	37	JHDD2 Reverse (vertical and horizontal) JHDD2 pin define	
75)	11/21	46	H8, H9 Change H8&H9 to 3P3	
76)	11/25	42	LT1, LT2 Change to SM070001U00	For EMI request
77)	11/25	40	CL37, CL38 Remove CL37 and change CL38 from 4.7U to 220P	For EMI request
78)	11/25	40	LL4-LL11 Reserve LL4-LL11	For EMI request
79)	11/25	44	R383 Delete R383	For HW4 LID SW common design
80)	11/25	25, 43	C13, CA28 Add C13 and CA28	For EMI request
81)	11/25	38	Seap JIR PIN define	For common with PHQAA
82)	11/25	46	C484, C495, C527 Reserve 0.1u Cap	For ESD request
83)	11/25	40	CL484-CL487 Add CL484-CL487 to 0.1 cap	For EMI request
84)	12/28	42	UT1 Change P/N to SA000040H00	
85)	12/28	25	R131 Add R131 for Sumsong panel issue	For panel issue
86)	12/28	44	R383 Add R383	For HW4 LID SW common design
87)	12/28	35	C333, C515 Change C333, C515 to 10uF	For HW4 cost down plan
88)	12/28	37	C426 Change C426 BOM structure to @	For HW4 cost down plan
89)	12/28	44	R398, U44, C818 Add R398 and change U44, C818 BOM structure to @	For HW4 cost down plan
90)	12/29	35	L19, L21 Change L19, L21 to SM010028400	For HW4 cost down plan
91)	12/29	37	C375-C378 Add C375-C378 on ODD fuction	
92)	12/29	37	C360 Add C360	For ESD request
93)	12/29	44	R475, R738, R739 Add R475, R738, R739	For 0012 co-lay
94)	01/19		Change D9, D55, D61, D7, D8, D12, D14, D16, D21, D26, D25 to SCS00000Z00	
95)	01/19	05	D88 Change D88 to SC100001M00	
96)	01/19		Change U2 P/N to SA000004EE00	
97)	01/19	25	R307 Change R307 BOM structure to @	For 3D panel brightness issue
98)	01/19	08	C890, C894 Delete C890, C894	For power request
99)	01/19	08	C890 Change C891 to SGA20331E10	For power request
100)	01/19	08	C2, C7 Add C2, C7	For power request
101)	01/19	09	Change C873 to C112	For low ESR to pass transient
102)	01/19	25	R131 Change R131 to 47K	For 3D panel brightness issue
103)	01/19	32	R399 Change R399 BOM structure to @	For optimus device loss issue
104)	01/19	32	R544 Change R544 BOM structure to OPT@	For optimus device loss issue
105)	01/19	47	R434 Change R434 from 47K to 220K	For optimus device loss issue
106)	02/10	09	R877 Change R877 to @	For VCCSA voltage margin check ok
107)	02/10	32	R360 Add R360 to 0.1u	For ESD request
108)	02/10	46	U2 Change U2 P/N to SA00004EET0(R3 P/N) and SA00004EES0(R1 P/N)	
109)	02/10	46	UV1 Change UV1 P/N to SA000047U00(R3 P/N) and SA000047U20(R1 P/N)	
110)	02/10	46	PCB Change PCB P/N to DAZ01700100	