


VER : 1A

www.rosefix.com


ZQH SYSTEM BLOCK DIAGRAM

Vinafix




www.vinafix.vn

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart






CPU_CLK select




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus



CLK Enable




Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	Clock Generator	1A
Date:	Monday, March 14, 2011	Sheet 3 of 45


DPLL_REF_SSCLK and DPLL_REF_SSCLK can be connected to GND on Arrandale directly if motherboard only supports discrete graphics. If motherboard supports integrated graphics but without eDP, these pins can also be connected to GND directly.




Thermaltrip protect




VTT PWR_Good




Processor pull-up



JTAG MAPPING




Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R489, R490, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469



18A $\rightarrow +1.05V$

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



CPU CORE SUPPLY







POWER

cell vtns

SENSE LINES

Clarksfield/Auburndale

AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)



Note:
For Validating IMVP VR R6451 should be STUFF
and R2N1 NO_STUFF

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V




Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number AUBURND 3/4 (PWR)	Rev 1A
Date:	Monday, March 14, 2011	Sheet 6 of 45

AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping

	1	0	DEFAULT	
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled	1	CFG0 R128 $\sim$ 3.01K NC
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed	1	CFG3 R125 $\sim$ 3.01K/F 4
CFG4 (Embedded Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port	1	CFG4 R127 $\sim$ 3.01K
T h b e p B B				CFG7 R126 $\sim$ 3.01K/F 4


IBEX PEAK-M (LVDS, DDI)



PCH Pull-high/low



System PWR_OK




Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number IBEX PEAK-M 1/6	Rev 1A
Date:	Monday, March 14, 2011	Sheet 8 of 45


RTC Circuitry

www.rosefix.com



HDA_SYNC (PCH strap pin)


Internal weak pull-down
VCCVRM=>+1.8V (default)
external pull-up
VCCVRM=>+1.5V




PCH Strap Pin Configuration Table-1

INTVRMEN	Integrated 1.05V VRM Enable / Disable	1 = Integrated VRM is enabled 0 = Integrated VRM is disabled	+VCCRTC R489 330K 6 PCH INVRMEN
SPI_MOSI	TPM Functionality Disable	1 = Enabled 0 = Disabled	+3V R540 1K 4 SPI SI R
SPKR	Reboot option at power-up	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled	+3V R532 1K/F 4 SPKR
HDA_DOCK# / GPIO33	Flash Descriptor Security Override	0 = Flash Descriptor Security will be overridden 1 = Security measure defined in the Flash Descriptor will be enabled.	PCH_GPIO33 R164 1K/F 4 R146 1K/F 4
GNT0#, GNT1#	Boot BIOS Strap	(0,0) = LPC (0,1) = Reserved NAND (1,0) = PCI (1,1) = SPI	R129 1K 4 R122 1K 4 R131 1K 4
GNT2# / GPIO53	ESI Strap (Server Only)	ESI compatible mode is for server platforms only	PWM_SELECT# R158 1K/F 4
GNT3# / GPIO55	Top-Block Swap Override	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)	PCI_GNT3# R421 10K/F 4
NV_ALE	IntelR Anti-Theft Technology HDD Data Protection (Intel AT-D) Enable	1 = Enabled 0 = Disabled (Default)	NV_ALE R202 1K/F 4 +1.8V
NV_CLE	DMI Termination Voltage	DMI termination voltage. Weak internal pull-up. Do not pull low.	NV_CLE R206 1K/F 4 +1.8V
GPIO8	Reserved	This signal has a weak internal pull up. NOTE: This signal should not be pulled low	SV_GPIO8 R204 10K 4 +3V_SS R203 1K 4
GPIO15	Reserved	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality	CR_WAKE# R244 1K 4 +3V_SS
GPIO27	On-Die PLL Voltage Regulator <Internal weak pull-up>	0 = Disables the VccVRM. 1 = Enables the internal VccVRM to have a clean supply for analog rails.	PCH_GPIO27 R221 10K 4

www.vinafix.vn





IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)




GPU_RST#



GPIO Pull-up/Pull-down




--








IBEX PEAK-M (GND)





Place these Caps near So-Dimm0.





www.rosefix.com

 INT_CRT_RED INT_CRT_RED
 INT_CRT_GRN INT_CRT_GRN
 INT_CRT_BLU INT_CRT_BLU

 INT_VSYNC INT_VSYNC
 INT_HSYNC INT_HSYNC

 INT_CRT_DDCDAT INT_CRT_DDCDAT
 INT_CRT_DDCCLK INT_CRT_DDCCLK

The schematic diagram illustrates the internal circuitry of the CM2009-02QR camera module. It is divided into three main sections: Power Management, Signal Processing, and Control/Interface.

- Power Management:**
 - VCC:** A 3V supply is connected to the VCC pin (pin 1) of the CM2009-02QR. It is filtered by capacitor C301 (0.1u/10V_4 X7R) and C315 (0.1u/10V_4 X7R).
 - VDD:** A 3V supply is connected to the VDD pin (pin 2) of the CM2009-02QR. It is filtered by capacitor C632 (22u/25V_6).
 - Other Power Pins:** VCC_BYP (pin 7) and SYNC_IN1 (pin 8) are connected to ground.
- Signal Processing:**
 - Image Sensor:** The SMD1206P110TFT sensor is connected to the module. It includes a reset line (F2) and a data line (D16).
 - Signal Pins:**
 - CRT_R1, CRT_G1, CRT_B1:** These pins (pins 3, 4, and 5) are connected to the image sensor's data lines.
 - DDC_IN1, DDC_IN2:** These pins (pins 10 and 11) are connected to the image sensor's I2C interface.
 - DDC_OUT1, DDC_OUT2:** These pins (pins 9 and 12) are connected to the image sensor's I2C interface.
 - SYNC_OUT1, SYNC_OUT2:** These pins (pins 16 and 14) are connected to the image sensor's sync lines.
- Control/Interface:**
 - CM2009-02QR:** The main control IC, which manages the image sensor and provides output signals.
 - Output Signals:**
 - CRT_VSYNC:** Connected to pin 13.
 - CRT_HSYNC:** Connected to pin 14.
 - DDCCLK_1:** Connected to pin 15.
 - DDCCAT_1:** Connected to pin 16.


[illegible]

<27> CONTRAST  R7  *0.4
 <8> INT_LVDS_BRIGHT  R13  0.4


[illegible]

www.vinafix.vn


HDMI LEVEL SHIFTER




HDMI-detect




I2C



EMI



HDMI connector



76.1mA ; 30mil <Layout note>
Close to Pin2

+3V_S5 R36 2.2 6
1/10 change to 2.2 ohm

+3V_LAN C69 C45 C37

Layout notes
Close to Pin1

L3 4.7µH/1A
DCR: 8-150m

C47 0.1µF/16V_4

C43 10µF/10V_8

LX

VDDCT

TX0P C48 6.8PF/50V_4
TX0N C46 6.8PF/50V_4
TX1P C51 6.8PF/50V_4
TX1N C52 6.8PF/50V_4

Figure 1 shows the pin connections for the UCLAMP2512T.TCT device. The diagram illustrates two versions of the device, U4 and U2, with their respective pin configurations.

U4 Pin Connections:

- Pin 1: X-TX1N
- Pin 2: X-TX1P
- Pin 3: X-TX0N
- Pin 4: X-TX0P

U2 Pin Connections:

- Pin 1: TX1N
- Pin 2: TX1P
- Pin 3: TX0N
- Pin 4: TX0P

Both devices are labeled *UCLAMP2512T.TCT.

* Int. PU in SB
 <4,10,19,23,27> PLTRST#
 <B,19> PCIE_WAKE#
 VDDCT REG
 VDDCT
 AVDDL
 AVDDH
 C39 0.1u/16V_4
 C40 0.1u/16V_4
 C41 1u/10V_4
 C42 0.1u/16V_4
 C33 1u/10V_4
 C34 0.1u/16V_4
 R29 2.37K/F_4
 TX0P
 TX0N
 TX1P
 TX1N
 TP16
 TP37
 XTLO
 XTLL
 <Layout note>
 Close to LAN Chip
 1/7 swap the pin define for layout

+3V_S5
+1.1V analog power
+1.7V analog power

Power Sequence:
VDD33 to PERSTn >= 100ms

Power Sequence:
VDD33 to PERSTn

U8

LX

VDD33

PERSTn

WAKEn

VDDCT_REG

VDDCT

AR8158
4X4mm
32Pin QFN

PCIE schematic diagram showing connections for CLKREQn, SMCCLK, SMDATA, TESTMODE, NC, TX_N, TX_P, AVDDL, REFCLK_N, REFCLK_P, AVDDL, RX_P, RX_N, DVDDL_REG, LED[0], LED[1], and GND1. It includes components like resistors R236, capacitors C20, C22, C29, C28, C30, C27, C17, and labels like TP39, TP38, 20mil, and 0/1 4.

ATHEROS	AVDDL_REG	7	+1.1V regulator output (For all the analog 1.1V supply pins)
	AVDDH_REG	10	+2.7V regulator output
AR8158	DVDDL_REG	30	+1.1V regulator output (For all the digital 1.1V supply pins)
	VDDCT_REG	5	+1.8V regulator output (For VDDCT when LDO mode)
	LX	1	+1.7V Switching regulator (For VDDCT when switching mode)

[illegible]

Circuit diagram showing a diode D2 (B98069X9231T203) and a capacitor C18 (220P/3KV_1808) connected to a terminal labeled TERM9. A note indicates a change from 1/11 to 226p by EMI's request.



Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number LAN AR8158L	Rev 1A
Date:	Monday, March 14, 2011	Sheet 18 of 35

MINI-CARD WLAN(MFC)



+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA


Debug

Check LED signal. (active high or low)


H=7.0mm

LTS AAA-PCI-046-K01







2.5" SATA HDD



EE RETURN-PATH CAPACITORS



ODD (SATA)




Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	SATA-HDD/ODD/USB-ESATA	1A

Date: Monday, March 14, 2011 Sheet 20 of 35

Codec(ADO)

HP




ANALOG

(Vista Premium Version)


Split by DGND

0V : Power down Class D SPK amplifier
3.3V : Power up Class D SPK amplifier

Power (ADO)




C730, C787 close U37 pin3 and L65




Tied at one point only under the codec or near the codec

Mute(ADO)




MIC

INT MIC array




MIC


www.rosefix.com



Internal Speaker



HP/SPDIF



		Quanta Computer Inc.	
		PROJECT : ZQH	
Size	Document Number	AMP /AUDIO JACK CONN	Rev 1A
Date:	Monday, March 14, 2011	Sheet 22 of 35	


www.vinafix.vn

CARD READER Controller

AU6435-GDL

2 IN 1 CARD READER (SD/MMC)


Main	DFHS11FR011
Second	DFHS11FR033




Close to CN14 pin 14 & pin23
4.7u CAP close to pin23

CTRL0, CTRL1 trace length shorter,
and surround with GND.


The trace length difference for each card interfaces should be
smaller than 500 mil




Close to connector



crystal trace width needs at least 10 mils.



pin13 output 20mils



SD write protect
1:decided by SDWP[Default]
0:letting SD always
write-able




PROJECT : ZQ5
Quanta Computer Inc.

Size	Document Number	Rev
	AU6433 CardReader	1A
Date:	Monday, March 14, 2011	Sheet 23 of 43

www.vinafix.vn

LED

www.rosefix.com




		Quanta Computer Inc.	
		PROJECT : ZQH	
Size	Document Number	Rev 1A	
		POWER/MMB/LAUNCH/LED	
Date: Monday, March 14, 2011		Sheet 24 of 35	1


www.vinafix.vn

USB


www.rosefix.com



BLUETOOTH CONNECTOR for 3.0



USB/B



Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	USB/ BT	1A
Date:	Monday, March 14, 2011	Sheet 25 of 35


www.vinafix.vn

www.rosefix.com




TOUCHPAD & Switch CONN.

HOLE




 Quanta Computer Inc. PROJECT : ZQH		Rev
Size	Document Number	1A
KB/FAN/TP+FP		
Date:	Monday, March 14, 2011	Sheet 26 of 35

EC(KBC)




I/O ADDRESS SETTING(KBC)


SHBM=0: Enable shared memory with host BIOS




SM BUS PU(KBC)



PWR/B




SPI FLASH(KBC)



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or fa

HWPG(KBC)




INTERNAL KEYBOARD STRIP SET(KBC)




Quanta Computer Inc.
PROJECT : ZQH


Size	Document Number	Rev
	WPCE781 & FLASH	1A
Date:	Monday, March 14, 2011	Sheet 27 of 35

Power sequence




POWER-ON Switch(KBC)






Ven=7.23V



OCP:8A
L(ripple current)
=(9-5)*5/(2.2u*0.4M*9)
=2.525A
Iocp=8-(2.525/2)=6.74A
Vth=6.74A*14mOhm=94.32mV
R(Ilim)=(94.32mV*10)/10uA
~94.32K

OCP:6A
L(ripple current)
=(9-3.3)*3.3/(2.2u*0.5M*9)
~1.9A
Iocp=6-(1.9/2)=5.05A
Vth=5.05A*14mOhm=70.7mV
R(Ilim)=(70.7mV*10)/10uA
=70.7K



+3V_S5
TDC : 0.23
PEAK : 0.3A
Width : 20mil

+5V_S5
TDC : 2.85A
PEAK : 3.8A
Width : 120mil

+5V
TDC : 2.17A
PEAK : 2.9A
Width : 90mil


+3V
TDC : 2.66A
PEAK : 3.6A
Width : 120mil



Quanta Computer Inc.
PROJECT : ZQH



[PWM]



+1.05V
1.05 Volt +/- 5%
TDC : 11A
PEAK : 15A
OCP : 18A
Width : 1320mil

$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

A01718 $R_{dson} = 3 \sim 4.3m\Omega$

$$L(ripple\ current) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.647A$$


$$RILIM = 4.3m\Omega * 18 - 1.823 / 20uA = 3.477K\Omega$$

$$I(choke)_{peak} = 21.647A$$



Quanta Computer Inc.
PROJECT : ZQH

Size	Document Number	Rev
	+VTT (G5602R41U)	1A
Date:	Monday, March 14, 2011	Sheet 31 of 35




+1.5V_SUS
1 Volt +/- 5%
TDC : 12A
PEAK : 16A
OCP : 18A
Width : 480mil

A01718 Rdson=3.8~4.3mOhm
L(ripple current)
=(19-1.5)*1.5/(1u*400k*19)
~3.454A
Vtrip= (18-3.454/2)*4.3mohm=0.0699V
RILIM=Vtrip/10u=6.997K

$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



OCP:25A
Ri=2.49K
Change Ri can adjust OCP point
LL=7.03mv/A
Rdroop=8.87K
Change Rdroop can adjust loadline


OCP:25A
22A

5/28 modify power budget

Close to Phase Inductor

Close to Pin9 and Pin10

Parallel



Thermal protection

