


Rostock 20AS

TE8 BLOCK DIAGRAM

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

Note : DDR3 1.35V support 1066~1333 MHz
DDR3 1.5V support 1066~1600 MHz




PAGE	Table of Contents DESCRIPTION	BOI -FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 7	Processor	CPU
8 - 12	FCH	CLG
9	RTC	RTC
13 - 14	DDRIII SO-DIMM	DDR
15	HDMI comm part	HDM
16	LCD Convert	LDS
17	CRT	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
18	3 IN 1 Card reader	MMC
19	MINI Card (Wi-Fi) & MINI Card 2nd-3G	MNW MNG
20	USB 2.0 & USB 3.0	U3G USB
21	SATA ODD	ODD
	SATA HDD	HDD
22	Codec (CX20587-11Z)	ADO MDC SLM
23	Atheros LAN	LAN
24	EC NPCE791LA0DX	KBC
25	INT KeyBoard	KBC
	TP board	TPD
	Power SW	TPD
26	LED Board	LED
27	FAN	THC
28	+VCC_CORE(ISL6267HRZ-T)	PWM
29	+1.2V_VDDPR(G5602R41U)	PWM
30	+1.1V_DUAL/+1.1V (G5602R41U)	PWM
31	DDR1.5V(UP1561PQAG)	PWM
32	System 5V/3V (UP6188AQAI)	PWM
33	Charger (ISL8731CHRTZ-T)	PWM
34	Discharge/+2.5V(G9661-25ADJF12U)/+1.5V	PWM
35	Power Tree Table	
36	Screw Hole	
37	Change List	

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3VPCU	+3.3V	AC/DC Insert enable	S0~S5
+5V	+5V	MAIN_ON	S0
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUS_ON	S0~S5
+VDD_CORE		VDDA_PWRGD	S0
+VDDNB_CORE		VDDA_PWRGD	S0
+1.1V_DUAL	+1.1V	+3V_S5	S0
+1.1V	+1.1V	VRM_PWRGD	S0
+1.2V_VDDPR	+1.2V	VDDA_PWRGD	S0
+2.5V_VDDA	+2.5V	RUN_ON	S0

GND PLANE	PAGE
 AGND_DC/DC	ALL
 GND	20



Processor FS1-Llano (PCIE,UMI,GPP)

<CPU>



CPU Thermal sensor / MB Local TEMP <THC>



near CPU






Quanta Computer Inc.
PROJECT : TE8

Size	Document Number	Rev
	Llano PCIE/UMI/GPP	D3A
Date:	Tuesday, April 26, 2011	Sheet 3 of 37




Processor FS1-Llano (Display/Misc)







APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




U18E

A7	VSS_1	T11
A13	VSS_2	T19
A15	VSS_3	T4
A17	VSS_4	T7
A19	VSS_5	T10
A21	VSS_6	T18
A23	VSS_7	T11
A25	VSS_8	T19
B7	VSS_9	T4
C4	VSS_10	T7
C10	VSS_11	T10
C14	VSS_12	T18
C16	VSS_13	T11
C20	VSS_14	T19
C22	VSS_15	T4
C24	VSS_16	T7
C26	VSS_17	T10
C28	VSS_18	T18
D13	VSS_19	T11
D15	VSS_20	T19
D17	VSS_21	T4
D19	VSS_22	T7
D21	VSS_23	T10
D23	VSS_24	T18
D25	VSS_25	T11
D27	VSS_26	T19
E4	VSS_27	T4
E10	VSS_28	T7
E12	VSS_29	T10
F9	VSS_30	T18
F11	VSS_31	T11
F14	VSS_32	T19
F16	VSS_33	T4
F18	VSS_34	T7
F20	VSS_35	T10
F22	VSS_36	T18
F24	VSS_37	T11
F26	VSS_38	T19
F28	VSS_39	T4
G4	VSS_40	T7
G8	VSS_41	T10
G13	VSS_42	T18
G15	VSS_43	T11
G17	VSS_44	T19
G19	VSS_45	T4
G21	VSS_46	T7
G23	VSS_47	T10
G25	VSS_48	T18
H4	VSS_49	T11
H8	VSS_50	T19
J18	VSS_51	T4
J20	VSS_52	T7
J22	VSS_53	T10
J24	VSS_54	T18
K19	VSS_55	T11
L4	VSS_56	T19
L7	VSS_57	T4
L10	VSS_58	T7
M9	VSS_59	T10
M11	VSS_60	T18
M19	VSS_61	T11
N4	VSS_62	T19
N7	VSS_63	T4
N10	VSS_64	T7
N18	VSS_65	T10
P9	VSS_66	T18
P11	VSS_67	T11
P19	VSS_68	T19
R4	VSS_69	T4
R7	VSS_70	T7
R10	VSS_71	T10
R18	VSS_72	T18
T9	VSS_73	T11
	VSS_74	T19




VID Override Circuit



HDT+ Connector


Debug only








Quanta Computer Inc.
PROJECT : TE8

Size	Document Number	Rev
	Llano DEBUG&OTHER	D3A
Date:	Tuesday, April 26, 2011	Sheet 7 of 37








BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9
UMA SKU	H								
W/ MDC		H							
W/O MDC		L							
FCH-M2			H						
W/O 36				H					
W/ 36				L					
15" 14"					H				
W/O BT						H			
W/ BT						L			
Reserve							H		
Reserve								H	
Reserve									H




D3A: BOM do not change in Q3




U25C



+1.1V_VCC_FCH_R



57	VSS_
58	VSS_
59	VSS_
60	VSS_






OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

Hudson-M3 /M2 (STRAP/PWRGD) <CLG>

12

STRAPS PINS




REQUIRED STRAPS


		PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	*****	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer enable	USE DEBUG STRAP	non Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	*****	FORCE PCIE Gen1	Watchdog Timer disable DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE ENABLED

DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




FCH PWRGD CKT


DDR3 SO-DIMM-0 <DDR>

H=4

13



Place these Caps near So-Dimm0.






Quanta Computer Inc.
PROJECT : TE8

Size	Document Number	Rev
	DDR3 SO-DIMM-0	D3A
Date:	Tuesday, April 26, 2011	Sheet 13 of 37


DDR3 SO-DIMM-1 <DDR>

H=8

14



Place these Caps near So-Dimm1.











17


3 IN 1 CARD READER
Card reader controller <MMC>




3 IN 1 CARD READER




USB2.0 MB SIDE (Left)




USB 3.0 Power switch <SLC>




USB 3.0 CONN <U3B>



USB 2.0 Colay




USB w S&C MAXIM solution <SLC>




CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM

SATA ODD <ODD>




ODD Zero power <OZP>




21

SATA HDD <HDD>



SATA HDD Re-driver IC





Colay with Redriver IC




SATA Re-driver Bypass

 Quanta Computer Inc. PROJECT : TE8		
Size	Document Number	Rev
	HDD/ODD	D3A
Date:	Tuesday, April 26, 2011	Sheet 21 of 37


Codec(CX20587-11Z) <ADO/MDC/SLM>



EXT MIC <ADO/SLM>




EXT H.P / Beats <ADO/AMP>








INT <ADO>
SPK







MDC <MDC>



10/100 = 0 ohm CS00002JB38






PLACE NEAR LAN IC SIDE




Atheros

D3A: 0329




LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select giga LAN pull high (default = 1)
	0	LDO linear regulator select 10/100M LAN pull low







Quanta Computer Inc.
PROJECT : TE8

Size	Document Number	Revision
	LAN(AR8158)	
Date:	Tuesday, April 26, 2011	Sheet 23 of 37


SM BUS
BU

SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	3D Sensor	32H
	EC EEPROM	A0H
	VGA Board Thermal Sensor	98H
3	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	52H




 Quanta Computer Inc. PROJECT : TE8	
Size	Document Number
	EC
Date:	Tuesday, April 26, 2011
Sheet	24 of 37


INT KeyBoard <KBC>




TP board <TPD>



Power board <PSW>




K/B LED power <KBP>





LED <LED>


AC-IN




BATTERY




POWER




CARDREADER




RF LED







HDD/ODD




When ON, means in S0
When BLINK, means in S3
When OFF, means in S5




ESD Protect



EMI






C3A: 0314




Quanta Computer Inc. PROJECT : TE8		Rev D3A
Size	Document Number	LED
Date	Tuesday, April 26, 2011	Sheet 26 of 37

APU FAN (THM)

27






The component values
are subject to adjust.





Total capacitor : 400uF
F: 320k Hz
(Peak 6.700A , AVG 4.690A)
OCP:9A







(Peak 0.5A, AVG 0.35A)


(Peak 0.1A, AVG 0.07A)








EMI


















Power Distribution List

Power	Distribution

HOLE



GPU



C3A 0308

Model	REV	CHANGE LIST
TE8 MB	B2A	PAGE 10: Change USB DB port from Port2 to Port0 (2011.01.11)
		PAGE 10: Change USB on board port from Port0 to Port2 (2011.01.11)
		PAGE 10: Change USB WLAN port from Port3 to Port7 (2011.01.11)
		PAGE 10: Change USB 3.0/2.0 combo port from Port11 to Port3 (2011.01.11)
		PAGE 19: De-pop R522 for RAM_CFG0 for RAM setting (2011.01.11)
		PAGE 23: Add BACO circuit (2011.01.11)
		PAGE 44: Add PR228 for BACO to control GPU core power (2011.01.11)
		PAGE 10: Change USB CCD port from Port9 to Port6 (2011.01.14)
		PAGE 10: Change USB 3G port from Port4 to Port9 (2011.01.14)
	C2A	PAGE 07: APU_PWRGD ref GND
		PAGE 21: Add ODD Zero Power Ckt
		PAGE 24: Protect EC DISPON_O change R125 to 2.2 OHM
		PAGE 19: add R317, R656 for MINI CARD +3V