

Compal Confidential

M/B Schematics Document


AMD Kaveri(FP3) + Bolton(M3)

AMD TOPAZ S3

2014-05-07

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/12	Deciphered Date	2015/07/08	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				Date: Friday, May 23, 2014	Sheet 1 of 50



Voltage Rails

Power Plane	Description	S0	S3	S4	S5
VIN	Adapter power supply (19V)	ON	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF	OFF
+APU_CORE_NB	Voltage for VDDNB	ON	OFF	OFF	OFF
+VGA_CORE	0.95-1.0V switched power rail	PX5	OFF	OFF	OFF
+VDDCI	0.95-1.0V switched power rail	PX5	OFF	OFF	OFF
+0.675VS	0.675V switched power rail for DDR terminator	ON	OFF	OFF	OFF
+VGA_PCIE	0.95V switched power rail for VGA	PX5	OFF	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	AC/DC	AC/DC
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF	OFF
+1.05VS	1.05VS switched power rail for APU	ON	OFF	OFF	OFF
+1.35V	1.35V power rail for CPU VDDIO and DDR	ON	ON	OFF	OFF
+1.5VS	1.5VS switched power rail	ON	OFF	OFF	OFF
+3VGS	3.3V switched power rail for VGA	PX5	OFF	OFF	OFF
+1.8VGS	1.8V switched power rail for VGA	PX5	OFF	OFF	OFF
+1.8VS	1.8V for CPU_VDDA	ON	OFF	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON	ON
+3VALV	3.3V power rail for FCH	ON	ON	OFF	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	WOL	WOL
+3VS_WLAN_NGFF	3.3V power rail for WLAN	ON	IOAC	IOAC	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON	ON

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	Fintek thermal sensor	1001 101X b	9AH
Charger IC	0001 001X b	09H	SB-TSI (APU)	1001 100X b	98H
			VGA Internal Thermal	1000 001X b	82H

FCH SM Bus 0 address			FCH SM Bus 1 address		
Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	90			
MINI CARD					

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 1%
Ra	100K +/- 1%

Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64

BOARD ID Table

Board ID	UMA	DIS(Topaz)
0	SSI	
1		SSI
2	PT	
3		PT
4	ST	
5		ST
6	1.0	
7		1.0

BOM Option Table

BOM Structure	Description	UMA 43XX	OPAL 43XX	JET 43XX															
9022@	Use EC 9022																		
9012@	Use EC 9012	V	V																
UMA@	Display output from APU (UMA only)	V	V																
VGA@	Use VGA (PX or DIS only)		V																
EDP@	Use eDP Panel		V																
AL@	Use Auto load EC code function																		
AC@	Support AC Function																		
NOAC@	No Support AC Function																		
		V	V																
CONN@	Connector (Control by ME)	V	V																
HDT@	Debug Connector																		
EMC@	EMC Component																		
XEMC@	Reserve for EMC																		
X76@	VRAM ID Table (Load By X76J)																		
128@	VRAM x 8pcs																		
OPAL@	ATI OPAL VGA CONTROLLER																		
JET@	ATI JET VGA CONTROLLER																		
BL@	ATI JET VGA CONTROLLER																		
@	Unpop																		
TS@	Touch Screen																		
NEMI@	Unpop EMI																		
NESD@	Unpop ESD																		
AOAC@	AOAC Function																		
NAOAC@	Non AOAC Function																		

Security Classification		Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2012/09/12	Deciphered Date	2015/07/08		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Notes List				
					Page	Document Number	Rev		
					Custom		0.1		
					Date	Friday, May 23, 2014	Sheet	3	of 50


Vinafix.com



Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	POWER DELIVERY CHART	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number ZAMB0
				Date:	Friday, Mar 23, 2014
				Sheet	4 of 50
				Rev	0.1

13 PEG_GTX_C_HRX_P[7..0] PEG_GTX_C_HRX_P[7..0]
13 PEG_GTX_C_HRX_N[7..0] PEG_GTX_C_HRX_N[7..0]

PEG_HTX_C_GRX_P[7..0] PEG_HTX_C_GRX_P[7..0] 13
PEG_HTX_C_GRX_N[7..0] PEG_HTX_C_GRX_N[7..0] 13



UC1 A8R1@
A8-7100 AM7100ECH44JA 1.8G BGA 854P APU
SA00007S20L

UC1 A10R1@
A10-7300 AM7300ECH44JA 2G BGA 854P APU
SA00007S30L

UC1 FXR1@
FX-7500 FM7500ECH44JA 2.1G BGA 854P APU
SA00007T01L


UC1 A8R3@
A8-7100 AM7100ECH44JA 1.8G BGA 854P APU
SA00007S21L


UC1 A10R3@
A10-7300 AM7300ECH44JA 2G BGA 854P APU
SA00007S31L

UC1 FXR3@
FX-7500 FM7500ECH44JA 2.1G BGA 854P APU
SA00007T11L



AMD, FX-7500, KAVERI, PR	SA00007T01L	S IC FX-7500 FM7500ECH44JA 2.1G BGA 854P APU
AMD,A10-7300, KAVERI, PR	SA00007S30L	S IC A10-7300 AM7300ECH44JA 2G BGA 854P APU
AMD A8-7100, KAVERI, PR	SA00007S20L	S IC A8-7100 AM7100ECH44JA 1.8G BGA 854P APU

Security Classification	Compal Secret Data		Title	
Issued Date	2012/09/12	Deciphered Date	2015/07/08	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP3 PCIE/UMI
Date: Friday, May 23, 2014				Rev 0.1






Vinafix.com




+APU_CORE_NB
Decoupling
Power Side
22uF x10 @ x2
0.22uF x3
180pF x4

Check list CH47
+APU_CORE Decoupling
Power Side
22uF x11 @ x2
0.22uF x2
0.01uF x3
180pF x3



Power Name	Consumption
VDD +APU_CORE	38A
VDDNB +APU_CORE_NB	40A
VDDIO +1.35V	2.5A
VDDP / VDDR +1.05VS	4.0A / 3.9A
VDDA +1.8VS	0.7A



APU sequence : GROUP A need ramp before GROUP B



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/09/12		Deciphered Date		2015/07/08	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				FP3 Power			
				Document Number			Rev
				ZAMBO			0.1
				Date:			Friday, May 23, 2014
				Sheet			8 of 50






Vinafix.com




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/08	Deciphered Date	2015/07/08	AMD FS1R2 Singal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				ZAMB0	0.1
				Date: Friday, May 23, 2014	Sheet 10 of 50

Fintek thermal sensor placed near by DDR3




SA000046C00(S IC EMC1403-2-AIZL-TR MSOP 10P SENSOR)




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/09/12	Deciphered Date	2015/07/08	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER ZAMBO				Document Number	Rev 0.1
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Friday, May 23, 2014	Sheet 12 of 50






Resistor Divider Lookup Table

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Capacitor Divider Lookup Table

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11





Memory ID	P/N	Vendor	Configuration	Size
000	SA00006U0L	SAMSUNG	K4W2G1646Q-BC1A	1GB
001	SA00006H40L	HYNIX	H5TC2G63FFR-11C	1GB
010	SA00006750L	Micron	MT41J128M16T-093G	1GB
011	SA000076POL	SAMSUNG	K4W4G1646D-BC1A	2GB
100	SA00006E80L	HYNIX	H5TC4G63AFR-11C	2GB
101	SA000077K0L	Micron	MT41J256M16HA-093G:E	2GB

Maple AMD 2G VRAM Only

Short pad
RV158
RV159
RV160

+1.35VS_VGA TO +1.35V_MEM_GFX

JP9 DEFAULT SHORT



Security Classification		Compal Secret Data		Title	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Date	Friday, May 23, 2014
				Sheet	15 of 50


+VGA_CORE		10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)	0
VDDCI	3.5A	1	3	0

+VGA_PCIE		10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)	0
BIF_VDDC	1.4A	0	1	0
SPLL_VDDC	100mA	1	1	1

+1.35V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5




+1.8VGS		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	1
MPLL_PVDD	130mA	1	1	1
SPLL_PVDD	75mA	1	1	1
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	1	1	1
+TSVDD	13mA	1	1	1
+DP_VDDR		0	0	0
+DP_VDDC		0	0	0

+3VGS	10uF	1uF	0.1uF
VDDR3 25mA	0	2 (1@)	1




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	TOPAZ Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	ZAMBO	0.1
				Date:	Friday, May 23, 2014	Sheet 16 of 50

17,19	M_DA[63..0]		M_DA[63..0]
17,19	M_MA[15..0]		M_MA[15..0]
17,19	M_DQM[7..0]		M_DQM[7..0]
17,19	M_DQS[7..0]		M_DQS[7..0]
17,19	M_DQS#[7..0]		M_DQS#[7..0]



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	TOPAZ VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	
				Custom	ZAMB0	
				Date:	Friday, May 23, 2014	Rev 01
				Sheet	18	of 50

Memory Partition A - Upper 32 bits



Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/ μ s.
2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
3. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
4. For power down, reversing the ramp-up sequence is recommended.

VDDR3(3.3VGS)

PCIE_VDDC(0.95V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)

PERSTb

REFCLK


Straps Reset


Straps Valid

Global ASIC Reset


CPU part

T4+16clock







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/09/11				2015/07/08			
Deciphered Date				2015/07/08				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FCH PCIE/CLK/PCI/LPC/RTC				ZAMBO			
Date				Friday, May 23, 2014				Sheet 21 of 50			



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2015/07/08	Title	FCH SATA/SPI/VGA/HWM/SD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	ZAMBO	Rev
				Custom		0.1
Date:				Friday, May 23, 2014	Sheet	22 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2015/07/08	Title	FCH-ACPI/USB/HDA/GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 0.1	
				Custom	ZAMBO	
Date:		Friday, May 23, 2014		Sheet	23	of 50



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



DEBUG STRAPS




FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2015/07/08	Title	FCH-VSS/Strap	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date:	Friday, May 23, 2014	Sheet 25 of 50

CX12~CX19 change to 0ohm from PT_3/7





Part Number	Description
R000000002HM	HDMI W/Logo:R00000002HM





NGFF WL Con (E Key)

Vinafix.com




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		NGFF WLAN	
2013/10/01		2015/07/08		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		ZAMBO		Rev 0.1	
Date: Friday, May 23, 2014		Sheet 28 of 50			


IO to MB CONN Substitute:SP01001FS00



USB Conn DEBUG Port



Card Reader



Security Classification				Compal Secret Data				Title			
Issued Date				2013/10/01		Deciphered Date		2015/07/08		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Date: Friday, May 23, 2014	
										Sheet 30 of 50	

IO/B, LED/B

Document Number



ZAMB0

Rev


0.1

Power ON Circuit


ON/OFF switch




J519 short




INT_KBD Connector




Touch pad PS/2 only




FAN Control circuit



HE1 place around FAN area.



* Key Board Back Light




Security Classification		Compal Secret Data		Title	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	FAN / TP / PWR SW / KBBL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
ZAMB0				Friday, May 23, 2014	Sheet 31 of 50



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/12	Deciphered Date	2015/07/08	Title	SMSC thermal sens/FAN/screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1	
				Document Number	ZAMB0	
				Date:	Friday, May 23, 2014	Sheet 32 of 50



SATA HDD Connector



+5V_HDD Source




SHORT DEFAULT



SATA PTX DTX P0 C	RS43	1	HDD0	2	0.0402 5%	SATA TX P0	CS38	HDD0	0.01U 0402 16V7K	SATA PTX DTX P0
SATA PTX DTX N0 C	RS41	1	HDD0	2	0.0402 5%	SATA TX N0	CS39	HDD0	0.01U 0402 16V7K	SATA PTX DTX N0
SATA PRX DTX P0 C	RS42	1	HDD0	2	0.0402 5%	SATA RX P0	CS40	HDD0	0.01U 0402 16V7K	SATA PRX DTX P0
SATA PRX DTX N0 C	RS44	1	HDD0	2	0.0402 5%	SATA RX N0	CS41	HDD0	0.01U 0402 16V7K	SATA PRX DTX N0

Pin 20: PARADE PS8250B: Depop RS26	Pin 9: PARADE PS8250B: Depop RS24
PERICOM PI3EQX6741ST: Pop RS26	PERICOM PI3EQX6741ST: Depop RS24
ASMEDIA ASM1466: Pop RS26	ASMEDIA ASM1466: Pop RS24 to pull down




CA71, CA51 place close to Pin 26

CA3, CA5 change Value from 10U_0603_6.3V6M*D to 4.7U_0603_6.3V6K


CA57, CA58 close to UA1 pin1

CA59 CA60 close to UA1 pin9

JACK_PLUG Delay circuitis





Reserve for cancel Delay circuitis



Place on the moat between GND & GNDA.


Reserve for HDA issue



SM01000BV00 need CIS symbol


Close to UA1 Pin11,13,14,16

EC Beep
MCU Beep
PC Beep




Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-
Speaker 4 ohm : 40mil
Speaker 8 ohm : 20mil

close to Codec




iPhone and Nokia type Combo Jack




DA10 change P/N from SCA00002900 to SCA00001A00

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	Audio Codec ALC3234
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	0.1	Docu	Number	Rev	0.1
Date	Friday, May 23, 2014	Sheet	34	of	50





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/09/11	Deciphered Date		2015/07/08	Title	
						EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	
						Document Number	Rev
							0.1
Date:						Friday, Mar 23 2014	
Sheet						35 of 50	


+5VALW to +5VS
+3VALW to +3VS
CZ3, CZ13 Change to H=0.85mm




CTx (pF)	RISE TIME (µs)	
	5V	3.3V
0	124	88
220	481	323
470	855	603
1000	1724	1185
2200	3328	2240
4700	7459	4950
10000	16059	10835



+1.1VALW to +1.1VS
+3VS to +3VGS




+1.35V to +1.35VS_MEM_GFX_OUT
+1.8VS to +1.8VSDGPU





J13 OPEN DEFAULT


VGA sequence : default same as V5WE2
(0.95V can be option before VGA CORE)





Screw Hole




SLG3NB244VTR SA000057I00 Intel-UMA
 SLG3NB300VTR SA00005RS00 Intel-DIS
 SLG3NB302VTR SA00006D500 AMD-DIS
 SLG3NB238VTR SA00005D000 AMD-UMA





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	PWR DCIN/BATT CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF OUR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 0.1
				ZAMBO	
				Date: Friday, May 23, 2014	Sheet 40 of 50



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PWR_3.3VALWP/5VALWP

Document Number
ZAMB0

Date:	Friday, May 23, 2014	Sheet	41	of	50
-------	----------------------	-------	----	----	----

Security Classification	Compal Secret Data		
Issued Date	2013/10/01	Deciphered Date	2015/07/08
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			




A

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2013/10/01	Deciphered Date		2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR +1.35VP/0.675VSP
						Document Number
ZAMBO						0.1
Date:	Friday, Nov 23, 2014		Sheet	42	of	50

1.05VSP
TDC 2.8A
Peak Current 4A
OCP current 4.8A

	TYP	MAX
H/S Rds (on)	23.2mohm	27.8mohm
L/S Rds (on)	10.8mohm	13.6mohm




DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/29	Deciphered Date		PWR +1.05VSP +1.5VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					ZAMBO
				Date:	Friday, May 23, 2014
				Sheet	43 of 50
				Rev	0.1

FB=0.6V

Note: Iload(max)=6A

4*4 DCR 14~15.5mΩ
Heat Rating Current=6A
Saturation Current=11.5A



1.1VALWP
TDC 3.47A
Peak Current 4.96A
OCP current 7.5A

Note:

When design Vin=5V, please stuff snubber
to prevent Vin damage

PC7 to set the Soft Start Time:

CSS=100nF 6ms
Without CSS 0.6ms


$$V_{out}=0.6V * (1+R_{up}/R_{down})$$

Over voltage IC latch off protection threshold

min=115% type=120% max=125 %
Delay time 10us

The output cap numbers need to confirm with
your power rail and EA test result .

+1.8VSP
TDC 1.34A
Peak Current 1.92A
OCP Current 3.5A



Note:


When design Vin=5V, please stuff snubber
to prevent Vin damage

I_{max}= 2A, I_{peak}= 3A
FB=0.6V

$$V_{out}=0.6V * (1+R_{up}/R_{down})$$

DELL CONFIDENTIAL/PROPRIETARY


Security Classification				Compal Secret Data		Deciphered Date		2015/07/08		Title	
Issued Date				2013/10/01		Deciphered Date		2015/07/08		PWR +1.1ALWP / +1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		ZAMBO		Date		Friday, May 23, 2014	
				Sheet		44		of		50	
				Rev		0.1					



APU_CORE_NB
TDC 27A
Peak Current 40 A
OCP current > 48A
Load line -2.1mV/A
DCR 1.4mohm +/- 5%
TYP MAX
H/S Rds(on) : 7.4mohm , 8.8mohm
L/S Rds(on) : 2.6mohm , 3.1mohm

APU_core
TDC 25A
Peak Current 38A
OCP current > 46A
Load line -2.1mV/A
DCR 1.4mohm +/- 5%
TYP MAX
H/S Rds(on) : 7.4mohm , 8.8mohm
L/S Rds(on) : 2.6mohm , 3.1mohm

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2015/07/08	PWR +APU CORE/APU CORE NB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				ZAMBO	0.1
				Date: Friday, May 23, 2014	Sheet 45 of 50





Iada=0~3.34A (65W)

ADP_I = Iadapter*Rsense*Current sense amplifier vltage gain

For DT Mode

Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2015/07/08	PWR-Charger	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					ZAMBO
				Date	Rev
				Friday, May 23, 2014	0.1
				Sheet	46 of 50




DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2013/10/01		2015/07/08		PWR_VGA_CORE/PCIE ZAMBO	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND MANUFACTURING DEPT. AUTHORIZED BY COMPAL ELECTRONICS, INC. THE INFORMATION CONTAINED HEREIN IS NOT TO BE DISCLOSED OR MADE PUBLIC BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date: Friday, May 23, 2014				Sheet 47	of 50

TDC=3.85A
Peak Current=5.5A
OCP=6.6A


TYP MAX
H/S Rds (on) : 23.2mohm , 27.8mohm
L/S Rds (on) : 10.8mohm , 13.6mohm



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					ZAMBO
				Date:	Friday, May 23, 2014
				Sheet	48 of 50
				Rev	0.1


+APU_CORE

APU_CORE
330uF*3
22uF*13+0.22uF*2
0.01uF*3+180pF*3




+APU_CORE_NB

APU_CORENB
330uF*3
22uF*12+0.22uF*3
180pF*4



+VGA_CORE



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2013/10/01		Deciphered Date	
		2015/07/08		Title	
				PWR PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Docu		Document Number	
		ZAM80		Rev	
		Date		Friday, May 23, 2014	
		Sheet		49 of 50	

Page 1



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				ZAMBO	0.1	
				Date:	Friday, Nov 23, 2014	Sheet