


LG2/4 (14"/15.6") MUXLESS and Dis. BLOCK DIAGRAM 01


PCB 8L STACK UP

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT




PROJECT : LG2/4 DIS
Quanta Computer Inc.


Size Custom Document Number BLOCK DIAGRAM Rev 3A
Date: Wednesday, May 18, 2011 Sheet 1 of 47




FDI disable (DIS only stuff)



PEG x16 disable (UMA only remove)





DP & PEG Compensation





Sandy Bridge Processor (GRAPHIC POWER)






Processor Strapping		The CFG signals have a default value of '1' if not terminated on the board.	
	1	0	
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training	


CFG2	R8276		1K 4
CFG4	R8278		*1K 4
CFG7	R8280		*1K 4
CFG5	R8277		*1K 4
CFG6	R8279		*1K 4

```
CFG[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```


 NB5	PROJECT : LG2/4 DIS Quanta Computer Inc.		
	Size Custom	Document Number SNB 4/4 (GND)	Rev 3A
Date: Thursday, May 19, 2011		Sheet 5 of 47	




PCH Pull-high/low(CLG)




INT LVDS & CRT disable (DIS only remove)




INT HDMI disable (DIS only remove)



System PWR_OK(CLG)








DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

HDD0 (SATA3 6.0Gb/s)

2nd HDD0 (SATA3 6.0Gb/s)


ODD

MINISATA (SATA1 1.5Gb/s)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR Different from Calpella	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>SPI LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	0	0	SPI LPC	(Need external pull-down for LPC BIOS) Default weak pull-up on GNT0/1#
GNT1#	GNT0#	Boot Location								
0	0	SPI LPC								
GPIO19 Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN						
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)							
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm							
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)							
GPIO28 Different from Calpella	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)							
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							



 NB5	PROJECT : LG2/4 DIS Quanta Computer Inc.		
	Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 3A
Date: Thursday, May 19, 2011		Sheet 7 of 47	




Cougar Point (GPIO,VSS_NCTF,RSVD)




	Ra	Rb
UMA/Muxless	NC	Stuff
DIS	Stuff	NC

DGPU_OPT_DIS#:
High : Muxless.
Low: Discrete.




MFG-TEST



SGPIO



GPIO Pull-up/Pull-down(CLG)



Muxless POWER control pin	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO24
DGPU_PWR_EN	GPIO36

GPIO36 POWER output control			
	Muxless	Dis	UMA
DGPU_PWR_EN	Always High	Always High	Low

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable

SV_SET_UP
High = Strong (Default)

TEST DETECT
Low = Default

DMI TERMINATION VOLTAGE OVERRIDE
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)

FDI TERMINATION VOLTAGE OVERRIDE
LOW - Tx, Rx terminated to same voltage

GFX Present

	DIS/Muxless	UMA
Stuff	Ra	Rb
NC	Rb	Ra


[2,6,7,8,10,12,13,14,17,21,22,23,24,25,26,27,28,29,30,31,32,37,39,41,42]
[2,6,7,8,10,27,29,32,34,37,38,41,43]

PROJECT : LG2/4 DIS
Quanta Computer Inc.


Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 3A
Date: Wednesday, May 18, 2011		Sheet 9 of 47

BOARD ID SETTING

Board ID	ID0	ID1	ID2	ID3	ID4	ID6	ID7	GPIO70	GPIO39
LG/CB	0=LG 1=CB								
15.6" / 14"			14" 15" 17" LG6						
			ID2 1 0 0 1						
17"			ID3 0 0 1 1						
doby					1=YES 0=NO				
DIS/Muxless								1= Muxless 0=DIS	
UMA/VGA									1= VGA 0=UMA



COUGAR POINT (POWER)









PROJECT : LG2/4 DIS
Quanta Computer Inc.

Size Custom	Document Number PCH 6/6 (GND)	Rev 3A
Date: Wednesday, May 18, 2011 Sheet 11 of 47		








M1,M3 are implemented




Size Custom	Document Number DDR3 DIMM1-RVS (9.2H)	Rev 3A
Date: Wednesday, May 18, 2011		Sheet 13 of 47



[2,6,7,8,9,10,12,13,17,21,22,23,24,25,26,27,28,29,30,31,32,37,39,41,42] +3V
[16,18,43] +1.8V_VGA
[16,17,18,43] +1.0V_VGA

Seymour Use Channel B Memory Interface Only



DDR3/GDDR3 Memory Stuff Option



	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

	For Whistler	For Seymour
MEM_CALRNP0	stuff	NC
MEM_CALRNP1	stuff	stuff
MEM_CALRNP2	stuff	NC
MVREFDA	stuff	NC


Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2


** This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNCR VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11







For DIS HDMI Only

[16]	N_TX2_HDMI+		C260		0.1U/10V_4	C TX2 HDMI+	
[16]	N_TX2_HDMI-		C259		0.1U/10V_4	C TX2 HDMI-	
[16]	N_TX1_HDMI+		C258		0.1U/10V_4	C TX1 HDMI+	
[16]	N_TX1_HDMI-		C257		0.1U/10V_4	C TX1 HDMI-	
[16]	N_TX0_HDMI+		C253		0.1U/10V_4	C TX0 HDMI+	
[16]	N_TX0_HDMI-		C252		0.1U/10V_4	C TX0 HDMI-	
[16]	N_TXC_HDMI+		C251		0.1U/10V_4	C TXC HDMI+	
[16]	N_TXC_HDMI-		C250		0.1U/10V_4	C TXC HDMI-	
[16]	HDMI_SDA		HDMI_SDA	R2		0_4	HDMI_SDA_R
[16]	HDMI_SCL		HDMI_SCL	R3		0_4	HDMI_SCL_R
[16]	TMDS_HPD		TMDS_HPD	R9025		0_4	HDMI_HPD_3V

Select	Dis
Ra	Muxless

Ra


Select	Dis
Rb	Muxless

Rb

For Muxless/UMA HDMI function


[6]	IN_CLK#	C9027	*0.1U/10V_4	C TXC HDMI-	
	IN_CLK	C9028	*0.1U/10V_4	C TXC HDMI+	
[6]	IN_D0#	C9029	*0.1U/10V_4	C TX0 HDMI-	
[6]	IN_D0	C9030	*0.1U/10V_4	C TX0 HDMI+	
[6]	IN_D1#	C9031	*0.1U/10V_4	C TX1 HDMI-	
	IN_D1	C9032	*0.1U/10V_4	C TX1 HDMI+	
[6]	IN_D2#	C9033	*0.1U/10V_4	C TX2 HDMI-	
[6]	IN_D2	C9034	*0.1U/10V_4	C TX2 HDMI+	
[6]	SDVO_DATA	SDVO_DATA	R9035	*0.4	HDMI_SDA_R
	SDVO_CLK	SDVO_CLK	R9036	*0.4	HDMI_SCL_R
[6]	HDMI_HPD_CON	HDMI_HPD_CON	R9021	*0.4	HDMI_HPD_3V

DIS: 4.7K
UMA/Muxless: 2.2K




Select	Dis
Ra	Muxless

Select	Dis
Ra	Muxless



DIS 499 ohm ; UMA/Muxless 680 ohm
Close connector < 50 mil




Close connector < 50 mil


C TXC HDMI+	R135	150/F_4	C TXC HDMI-
C TX0 HDMI+	R136	150/F_4	C TX0 HDMI-
C TX1 HDMI+	R141	150/F_4	C TX1 HDMI-
C TX2 HDMI+	R142	150/F_4	C TX2 HDMI-




DV2 Change to 150 ohm

PROJECT : LG2/4 DIS
Quanta Computer Inc.

Size Custom	Document Number HDMI and connector	Rev 3A
Date: Friday, May 20, 2011	Sheet 21 of 47	











Share Pin



7-in-1
flash media
slot(SD / SDHC / SDXC(UHS 104) / MS/MMC/ XD/ MSP)












Sub-Woofer for 17"





GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36

PROJECT : LG2/4 DIS
Quanta Computer Inc.



Size Custom	Document Number Audio Jack/Accelerometer	Rev 3A
Date: Wednesday, May 18, 2011		Sheet 26 of 47











HD1
SATA HDD(1ST)



DC Current rating: 0.5 A




30



Change to Shortpad


For 14"/15" place

2.5A >100mils




Rb FOR 17"

Ra



Rb

Rb



High : ODD power down

Low : ODD power on

DV2 ...FOR





PROJECT : LG2/4 DIS
Quanta Computer Inc.

Size Custom	Document Number ODD/HDD/HOLES
----------------	---


Date: Thursday, May 19, 2011 Sheet 30 of 47

<http://www.vinafix.vn>


[2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,27,28,29,31,32,37,39,41,42] [41,43] +12VALW
[6,7,10,17,21,22,23,25,29,31,41] +5V
+3V



**USB / Power LED &
SW for 14"/15"/17"
To USB Board**



Power SW for 17"




LED Select Pin

	Led1 Select
LG	Ra
CB	Rb


	Led2 P/N
LG	BEWH0051Z00
CB	BEWY0007ZA

```
10 mils (250mA)
```




TOUCH PAD CONNECTOR


Update TPC9 footprint & P/N...0303



TP Button CONNECTOR To Touch Pad




LID / MUTE / VU UP / VU DO
To AD Function Board




Update LEDC1 footprint & P/N...0303


DV2 ...FOR EMI




BLUETOOTH



KEYBOARD PULL-UP




KEYBOARD Con.




PROJECT : LG2/4 DIS
Quanta Computer Inc.



Size Custom	Document Number BT/USB/eSATA	Rev 3A
Date: Wednesday, May 18, 2011	Sheet 31 of 47	

















+1.1V_VL801=1.05V











sky blue color is disable GT setting



	Seymour (OCP 24A)	Whistler
Ca	PC240 X	V
Cb	PC235 PC237 X	V
PQa	PQ3018 X	V
La	1U/15A	0.45U25A
Ra	8.66K-ohm	8.66K-ohm
Eng/ Mem	DDR3 XT800/900	DDR3 PRO 600/800
	12.9A/17.3A	19.2A/32.2A

Seymour-XT 64bit
Irms= 15.6A
Ipeak= 21.6A

Whistler
Irms= 19.2A
Ipeak= 32.2A



Seymour	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
0.95V	0	1
1.1V	1	0
1.15V	1	1

default

Whistler	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
1.0V	0	1
1.05V	1	0
1.15V	1	1

Ra --> 15K-ohm
Rb --> 10K-ohm

[2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,27,28,29,30,31,32,37,39,41] +3V

+3V_GFX

[10,28,29,31,34,35,36,37,38,39,40,41,43] +5VS5






[17,18] +VGACORE

[22,26,29,33,34,35,36,37,40,41,43] +VIN



PROJECT : LGx MUXLESS
Quanta Computer Inc.

Size Custom	Document Number +VGACORE (RT8208)	Re :
Date: Wednesday, May 18, 2011		Sheet 42 of 46



LG2/4 Power rail map

44

