

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
951-1497	1	SCH, MLB, J70	SCH	CRITICAL	
829-4668	1	PCBF, MLB, J70	PCB	CRITICAL	
685-1351	1	PCBA, MLB, J70, COMMON PARTS	CMNPPTS		MLB_CMNPPTS

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-1058	PCBA, MLB, DEV, J70	DEVELOPMENT, J70_DEVEL
939-00046	PCBA, MLB, DEV, J70, CPU_INT	MLB_CMNPPTS, ALTERNATE, CPU: SOCKET, DDR3: HYNIX_4GB_29nm, SSD: Y
639-6212	PCBA, MLB, J70, HY_4GB_38nm, HDD	MLB_CMNPPTS, CPU: ULT, DDR3: HYNIX_4GB_38nm, SSD: N
639-6213	PCBA, MLB, J70, EL_4GB_38nm, HDD	MLB_CMNPPTS, CPU: ULT, DDR3: ELPIDA_4GB_38nm, SSD: N
639-6214	PCBA, MLB, J70, HY_4GB_38nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: HYNIX_4GB_38nm, SSD: Y
639-6215	PCBA, MLB, J70, EL_4GB_38nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: ELPIDA_4GB_38nm, SSD: Y
639-6216	PCBA, MLB, J70, HY_8GB_38nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: HYNIX_8GB_38nm, SSD: Y
639-6217	PCBA, MLB, J70, EL_8GB_38nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: ELPIDA_8GB_38nm, SSD: Y
639-6218	PCBA, MLB, J70, HY_4GB_29nm, HDD	MLB_CMNPPTS, CPU: ULT, DDR3: HYNIX_4GB_29nm, SSD: N
639-6219	PCBA, MLB, J70, EL_4GB_25nm, HDD	MLB_CMNPPTS, CPU: ULT, DDR3: ELPIDA_4GB_25nm, SSD: N
639-6220	PCBA, MLB, J70, HY_4GB_29nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: HYNIX_4GB_29nm, SSD: Y
639-6221	PCBA, MLB, J70, EL_4GB_25nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: ELPIDA_4GB_25nm, SSD: Y
639-6222	PCBA, MLB, J70, HY_8GB_29nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: HYNIX_8GB_29nm, SSD: Y
639-6223	PCBA, MLB, J70, EL_8GB_25nm, SSD	MLB_CMNPPTS, ALTERNATE, CPU: ULT, DDR3: ELPIDA_8GB_25nm, SSD: Y
685-1351	PCBA, MLB, J70, COMMON PARTS	J70_COMMON

BOM Groups

BOM GROUP	BOM OPTIONS
J70_COMMON	COMMON, ALTERNATE, J70_PROGPARTS, SMCREG: DIV, XDP, TEMPSNSDEV, SMBUS0: ISOL, SMBUS1: ISOL, AUDIO: I2S, RTCRST: Y
J70_PROGPARTS	SMC: PROG, BOOTROM: PROG, CAMROM: PROG, TBTROM: PROG, ENETROM: PROG
J70_DEVEL	XDP_CONN, LPCPLUS, TEMPSNSDEV

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00911	1	IC, CPU, MSM, SRI6T, PRQ, 1.4, 15W, 2+3, 3H, 8GA	U0500	CRITICAL	CPU: ULT
998-7866	1	INTERPOSER, BGA1160, SINGLE SIDE	U0500	CRITICAL	CPU: SOCKET

ASIC Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S1273	1	IC, TBT, RR-4C, A0, PRQ, C10, FCBG6A, 288, T&R	U2000	CRITICAL	
343S0616	1	IC, BCM57766A, CIV+, A0, 8x8	U3900	CRITICAL	

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3: HYNIX_4GB_38nm	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: HYNIX_4GB_38nm
DDR3: HYNIX_8GB_38nm	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: HYNIX_8GB_38nm
DDR3: ELPIDA_4GB_38nm	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: ELPIDA_4GB_38nm
DDR3: ELPIDA_8GB_38nm	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: ELPIDA_8GB_38nm
DDR3: HYNIX_4GB_29nm	RAMCFG0: L, RAMCFG1: L, RAMCFG2: L, RAMCFG3: H, DRAM_TYPE: HYNIX_4GB_29nm
DDR3: HYNIX_8GB_29nm	RAMCFG0: L, RAMCFG1: L, RAMCFG2: H, RAMCFG3: H, DRAM_TYPE: HYNIX_8GB_29nm
DDR3: ELPIDA_4GB_25nm	RAMCFG0: H, RAMCFG1: H, RAMCFG2: L, RAMCFG3: H, DRAM_TYPE: ELPIDA_4GB_25nm
DDR3: ELPIDA_8GB_25nm	RAMCFG0: H, RAMCFG1: H, RAMCFG2: H, RAMCFG3: H, DRAM_TYPE: ELPIDA_8GB_25nm
DDR3: SAMSUNG_4GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: L, RAMCFG3: L, DRAM_TYPE: SAMSUNG_4GB
DDR3: SAMSUNG_8GB	RAMCFG0: L, RAMCFG1: H, RAMCFG2: H, RAMCFG3: L, DRAM_TYPE: SAMSUNG_8GB

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 38nm, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB_38nm
333S0681	4	IC, SDRAM, 38nm, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB_38nm
333S0678	4	IC, SDRAM, 38nm, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB_38nm
333S0666	4	IC, SDRAM, 38nm, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB_38nm
333S0787	4	IC, SDRAM, 29nm, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_4GB_29nm
333S0785	4	IC, SDRAM, 29nm, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: HYNIX_8GB_29nm
333S0793	4	IC, SDRAM, 25nm, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_4GB_25nm
333S0791	4	IC, SDRAM, 25nm, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: ELPIDA_8GB_25nm
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE: SAMSUNG_8GB

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S00053	1	IC, EFI, V0174, J70	U5210	CRITICAL	BOOTROM: PROG
335S0807	1	IC, 64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM: BLANK
341S00050	1	IC, SMC-B1, EXTERNAL, V2-21F70, PVT, J70	U5000	CRITICAL	SMC: PROG
338S1159	1	IC, SMC12-A3, 48MHZ/50KIPS, SCPL PW, 15786A	U5000	CRITICAL	SMC: BLANK
341S3778	1	IC, CAMERA, FLASH, V7230, J16	U4202	CRITICAL	CAMROM: PROG
335S0852	1	IC, FLASH, SPI, 1MBIT, 3V3	U4202	CRITICAL	CAMROM: BLANK
341S00048	1	IC, EPROM, T29, REDWOOD RDG, V30-B, J70	U2890	CRITICAL	TBTROM: PROG
335S0915	1	IC, FLASH, SPI, 4MBIT, 50MHZ	U2890	CRITICAL	TBTROM: BLANK
341S3912	1	IC, ENET SPI ROM, HYMONIX, V1.15, 216/2160/257	U3990	CRITICAL	ENETROM: PROG
335S1025	1	IC, SERIAL FLASH, 2MBIT, 2.7V, REV F	U3990	CRITICAL	ENETROM: BLANK

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0155	377S0104		ALL	USB3 diodes
377S0124	377S0057		ALL	TVS
376S1218	376S1081		ALL	P/Nch dual FET
155S0578	155S0367		ALL	1200HM EMI BEAD
128S0368	128S0365		ALL	150UF AL POLY
138S0681	138S0638		ALL	Taiyo 10uf 805 alt
197S0479	197S0478		ALL	12 Mhz Cam. Xtal
197S0486	197S0478		ALL	12 Mhz Cam. Xtal
107S0251	107S0249		ALL	Sense resistor
197S0481	197S0480		ALL	25MHz Xtal
197S0343	197S0480		ALL	25MHz Xtal
138S0860	138S0775		ALL	Single-source 1uF 402
138S0859	138S0788		ALL	Single-source 10uF
378S0391	378S0390		ALL	Debug LEDs
341S00016	341S3912		ALL	ENET ROM, ADESTO, V1.15
138S0747	138S0773		ALL	1uF, X6S, 402
197S0542	197S0544		ALL	24 Mhz PCH Xtal
197S0545	197S0544		ALL	24 Mhz PCH Xtal
376S1217	376S0855		ALL	Dual N-Ch FET
376S1129	376S0855		ALL	Dual N-Ch FET
376S0572	376S0659		ALL	Single P-Ch FET
376S0972	376S1017		ALL	Single N-Ch FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1089	376S1128		ALL	Dual N-Ch FET
155S0660	155S0513		ALL	220HM EMI BEAD
155S0694	155S0387		ALL	4700HM EMI BEAD
127S0164	127S0162		ALL	1uF 25V TANT
376S1217	376S0855	SSD: Y	ALL	Dual N-Ch FET
376S1129	376S0855	SSD: Y	ALL	Dual N-Ch FET
197S0369	197S0392		ALL	32 KHz PCH Xtal
197S0399	197S0392		ALL	32 KHz PCH Xtal
311S0649	311S0541		ALL	Single AND Gate
107S0375	107S0151		ALL	DDR Sense Res
107S0372	107S0181		ALL	CPU VR Sense Res

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
N/A	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J70 TONY

SYNC DATE=11/06/2013

PAGE TITLE

BOM Configuration

 Apple Inc.

DRAWING NUMBER
051-1407

REVISION
A.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH


PAGE
2 OF 123


SHEET
2 OF 81








SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 123
		SHEET	4 OF 81














NOTE: Haswell ULT requires that CLKREQ_n be mapped to ROOT_PORT_n+1 to properly support CLKREQs for PCIe devices.

D

C

B


A


D


C

B

A











RTC Power Sources




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S1059	1	CAP, 0.1 UF, 402	C1931	RTCRST:Y
116S0090	1	RES, 10K OHM, 402	C1931	RTCRST:N


ALL_SYS_PWRGD/CPU_VCCST_PWRGD Level-Shifter




PCH RTC Crystal




Clock series termination




PCH ME Disable Strap



PCH 24MHz Crystal



PCH Reset Button



D

C



A

8



5

4



DRAWING NUMBER		SIZE
051-1407		D
REVISION		
A.0.0		
BRANCH		
PAGE		
20 OF 123		
SHEET		
18 OF 81		

8

7

6

5

4

3

2

1

Memory Bit/Byte Swizzle

21

=MEM A DQ<0>

==

TRUE

MEM A DQ<0>

7 70

21

=MEM A DQ<1>

==

TRUE

MEM A DQ<1>

7 70

21

=MEM A DQ<2>

==

TRUE

MEM A DQ<2>

7 70

21

=MEM A DQ<3>

==

TRUE

MEM A DQ<3>

7 70

21

=MEM A DQ<6>

==

TRUE

MEM A DQ<4>

7 70

21

=MEM A DQ<5>

==

TRUE

MEM A DQ<5>

7 70

21

=MEM A DQ<7>

==

TRUE

MEM A DQ<6>

7 70

21

=MEM A DQ<4>

==

TRUE

MEM A DQ<7>

7 70

21

=MEM A DQ<17>

==

TRUE

MEM A DQ<8>

7 70

21

=MEM A DQ<18>

==

TRUE

MEM A DQ<9>

7 70

21

=MEM A DQ<19>

==

TRUE

MEM A DQ<10>

7 70

21

=MEM A DQ<23>

==

TRUE

MEM A DQ<11>

7 70

21

=MEM A DQ<21>

==

TRUE

MEM A DQ<12>

7 70

21

=MEM A DQ<16>

==

TRUE

MEM A DQ<13>

7 70

21

=MEM A DQ<22>

==

TRUE

MEM A DQ<14>

7 70

21

=MEM A DQ<20>

==

TRUE

MEM A DQ<15>

7 70

21

=MEM A DQ<8>

==

TRUE

MEM A DQ<16>

7 70

21

=MEM A DQ<12>

==

TRUE

MEM A DQ<17>

7 70

21

=MEM A DQ<11>

==

TRUE

MEM A DQ<18>

7 70

21

=MEM A DQ<14>

==

TRUE

MEM A DQ<19>

7 70

21

=MEM A DQ<9>

==

TRUE

MEM A DQ<20>

7 70

21

=MEM A DQ<13>

==

TRUE

MEM A DQ<21>

7 70

21

=MEM A DQ<15>

==

TRUE

MEM A DQ<22>

7 70

21

=MEM A DQ<10>

==

TRUE

MEM A DQ<23>

7 70

21

=MEM A DQ<28>

==

TRUE

MEM A DQ<24>

7 70

21

=MEM A DQ<25>

==

TRUE

MEM A DQ<25>

7 70

21

=MEM A DQ<24>

==

TRUE

MEM A DQ<26>

7 70

21

=MEM A DQ<27>

==

TRUE

MEM A DQ<27>

7 70

21

=MEM A DQ<26>

==

TRUE

MEM A DQ<28>

7 70

21

=MEM A DQ<31>

==

TRUE

MEM A DQ<29>

7 70

21

=MEM A DQ<30>

==

TRUE

MEM A DQ<30>

7 70

21

=MEM A DQ<29>

==

TRUE

MEM A DQ<31>

7 70

22

=MEM A DQ<32>

==

TRUE

MEM A DQ<32>

7 70

22

=MEM A DQ<33>

==

TRUE

MEM A DQ<33>

7 70

22

=MEM A DQ<39>

==

TRUE

MEM A DQ<34>

7 70

22

=MEM A DQ<38>

==

TRUE

MEM A DQ<35>

7 70

22

=MEM A DQ<37>

==

TRUE

MEM A DQ<36>

7 70

22

=MEM A DQ<36>

==

TRUE

MEM A DQ<37>

7 70

22

=MEM A DQ<35>

==

TRUE

MEM A DQ<38>

7 70

22

=MEM A DQ<34>

==

TRUE

MEM A DQ<39>

7 70

22

=MEM A DQ<55>

==

TRUE

MEM A DQ<40>

7 70

22

=MEM A DQ<51>

==

TRUE

MEM A DQ<41>

7 70

22

=MEM A DQ<53>

==

TRUE

MEM A DQ<42>

7 70

22

=MEM A DQ<49>

==

TRUE

MEM A DQ<43>

7 70

22

=MEM A DQ<50>

==

TRUE

MEM A DQ<44>

7 70

22

=MEM A DQ<54>

==

TRUE

MEM A DQ<45>

7 70

22

=MEM A DQ<48>

==

TRUE

MEM A DQ<46>

7 70

22

=MEM A DQ<52>

==

TRUE

MEM A DQ<47>

7 70

22

=MEM A DQ<47>

==

TRUE

MEM A DQ<48>

7 70

22

=MEM A DQ<46>

==

TRUE

MEM A DQ<49>

7 70

22

=MEM A DQ<40>

==

TRUE

MEM A DQ<50>

7 70

22

=MEM A DQ<42>

==

TRUE

MEM A DQ<51>

7 70

22

=MEM A DQ<43>

==

TRUE

MEM A DQ<52>

7 70

22

=MEM A DQ<41>

==

TRUE

MEM A DQ<53>

7 70

22

=MEM A DQ<45>

==

TRUE

MEM A DQ<54>

7 70

22

=MEM A DQ<44>

==

TRUE

MEM A DQ<55>

7 70

22

=MEM A DQ<60>

==

TRUE

MEM A DQ<56>

7 70

22

=MEM A DQ<61>

==

TRUE

MEM A DQ<57>

7 70

22

=MEM A DQ<58>

==

TRUE

MEM A DQ<58>

7 70

22

=MEM A DQ<59>

==

TRUE

MEM A DQ<59>

7 70

22

=MEM A DQ<56>

==

TRUE

MEM A DQ<60>

7 70

22

=MEM A DQ<57>

==

TRUE

MEM A DQ<61>

7 70

22

=MEM A DQ<62>

==

TRUE

MEM A DQ<62>

7 70

22

=MEM A DQ<63>

==

TRUE

MEM A DQ<63>

7 70

21

=MEM A DQS P<0>

==

TRUE

MEM A DQS P<0>

7 70

21

=MEM A DQS N<0>

==

TRUE

MEM A DQS N<0>

7 70

21

=MEM A DQS P<2>

==

TRUE

MEM A DQS P<1>

7 70

21

=MEM A DQS N<2>

==

TRUE

MEM A DQS N<1>

7 70

21

=MEM A DQS P<1>

==

TRUE

MEM A DQS P<2>

7 70

21

=MEM A DQS N<1>

==

TRUE

MEM A DQS N<2>

7 70

21

=MEM A DQS P<3>

==

TRUE

MEM A DQS P<3>

7 70

21

=MEM A DQS N<3>

==

TRUE

MEM A DQS N<3>

7 70

21

=MEM A DQS P<4>

==

TRUE

MEM A DQS P<4>

7 70

22

=MEM A DQS N<4>

==

TRUE

MEM A DQS N<4>

7 70

22

=MEM A DQS P<6>

==

TRUE

MEM A DQS P<5>

7 70

22

=MEM A DQS N<6>

==

TRUE

MEM A DQS N<5>

7 70

22

=MEM A DQS P<5>

==

TRUE

MEM A DQS P<6>

7 70

22

=MEM A DQS N<5>

==

TRUE

MEM A DQS N<6>

7 70

22

=MEM A DQS P<7>

==

TRUE

MEM A DQS P<7>

7 70

22

=MEM A DQS N<7>

==

TRUE

MEM A DQS N<7>

7 70

23

=MEM B DQ<7>

==

TRUE

MEM B DQ<0>

7 70

23

=MEM B DQ<3>

==

TRUE

MEM B DQ<1>

7 70

23

=MEM B DQ<1>

==

TRUE

MEM B DQ<2>

7 70

23

=MEM B DQ<5>

==

TRUE

MEM B DQ<3>

7 70

23

=MEM B DQ<6>

==

TRUE

MEM B DQ<4>

7 70

23

=MEM B DQ<2>

==

TRUE

MEM B DQ<5>

7 70

23

=MEM B DQ<0>

==

TRUE

MEM B DQ<6>

7 70

23

=MEM B DQ<4>

==

TRUE

MEM B DQ<7>

7 70

23

=MEM B DQ<8>

==

TRUE

MEM B DQ<8>

7 70

23

=MEM B DQ<9>

==

TRUE

MEM B DQ<9>

7 70

23

=MEM B DQ<14>

==

TRUE

MEM B DQ<10>

7 70

23

=MEM B DQ<15>

==

TRUE

MEM B DQ<11>

7 70

23

=MEM B DQ<10>

==

TRUE

MEM B DQ<12>

7 70

23

=MEM B DQ<13>

==

TRUE

MEM B DQ<13>

7 70

23

=MEM B DQ<12>

==

TRUE

MEM B DQ<14>

7 70

23

=MEM B DQ<11>

==

TRUE

MEM B DQ<15>

7 70

23

=MEM B DQ<22>

==

TRUE

MEM B DQ<16>

7 70

23

=MEM B DQ<18>

==

TRUE

MEM B DQ<17>

7 70

23

=MEM B DQ<16>

==

TRUE

MEM B DQ<18>

7 70

23

=MEM B DQ<20>

==

TRUE

MEM B DQ<19>

7 70

23

=MEM B DQ<23>

==

TRUE

MEM B DQ<20>

7 70

23

=MEM B DQ<19>

==

TRUE

MEM B DQ<21>

7 70

23

=MEM B DQ<17>

==

TRUE

MEM B DQ<22>

7 70

23

=MEM B DQ<21>

==

TRUE

MEM B DQ<23>

7 70

23

=MEM B DQ<29>

==

TRUE

MEM B DQ<24>

7 70

23

=MEM B DQ<25>

==

TRUE

MEM B DQ<25>

7 70

23

=MEM B DQ<24>

==

TRUE

MEM B DQ<26>

7 70

23

=MEM B DQ<28>

==

TRUE

MEM B DQ<27>

7 70

23

=MEM B DQ<30>

==

TRUE

MEM B DQ<28>

7 70

23

=MEM B DQ<26>

==

TRUE

MEM B DQ<29>

7 70

23

=MEM B DQ<31>

==

TRUE

MEM B DQ<30>

7 70

23

=MEM B DQ<27>

==

TRUE

MEM B DQ<31>

7 70

24

=MEM B DQ<34>

==

TRUE

MEM B DQ<32>

7 70

24

=MEM B DQ<37>

==

TRUE

MEM B DQ<33>

7 70

24

=MEM B DQ<39>

==

TRUE

MEM B DQ<34>

7 70

24

=MEM B DQ<35>

==

TRUE

MEM B DQ<35>

7 70

24

=MEM B DQ<33>

==

TRUE

MEM B DQ<36>

7 70

24

=MEM B DQ<32>

==

TRUE

MEM B DQ<37>

7 70

24

=MEM B DQ<38>

==

TRUE

MEM B DQ<38>

7 70

24

=MEM B DQ<36>

==

TRUE

MEM B DQ<39>

7 70

24

=MEM B DQ<42>

==

TRUE

MEM B DQ<40>

7 70

24

=MEM B DQ<43>

==

TRUE

MEM B DQ<41>

7 70

24

=MEM B DQ<40>

==

TRUE

MEM B DQ<42>

7 70

24

=MEM B DQ<41>

==

TRUE

MEM B DQ<43>

7 70

24

=MEM B DQ<45>

==

TRUE

MEM B DQ<44>

7 70

24

=MEM B DQ<47>

==

TRUE

MEM B DQ<45>

7 70

24

=MEM B DQ<44>

==

TRUE

MEM B DQ<46>

7 70

24

=MEM B DQ<46>

==

TRUE

MEM B DQ<47>

7 70

24

=MEM B DQ<51>

==

TRUE

MEM B DQ<48>

7 70

24

=MEM B DQ<48>

==

TRUE

MEM B DQ<49>

7 70

24

=MEM B DQ<54>

==

TRUE

MEM B DQ<50>

7 70

24

=MEM B DQ<50>

==

TRUE

MEM B DQ<51>

7 70

24

=MEM B DQ<49>

==

TRUE

MEM B DQ<52>

7 70

24

=MEM B DQ<55>

==

TRUE

MEM B DQ<53>

7 70

24

=MEM B DQ<52>

==

TRUE

MEM B DQ<54>

7 70

24

=MEM B DQ<53>

==

TRUE

MEM B DQ<55>

7 70

24

=MEM B DQ<56>

==

TRUE

MEM B DQ<56>

7 70

24

=MEM B DQ<58>

==

TRUE

MEM B DQ<57>

7 70

24

=MEM B DQ<62>

==

TRUE

MEM B DQ<58>

7 70

24

=MEM B DQ<60>

==

TRUE

MEM B DQ<59>

7 70

24

=MEM B DQ<63>

==

TRUE

MEM B DQ<60>

7 70

24

=MEM B DQ<61>

==

TRUE

MEM B DQ<61>

7 70

24

=MEM B DQ<59>

==

TRUE

MEM B DQ<62>

7 70

24

=MEM B DQ<57>

==

TRUE

MEM B DQ<63>

7 70

23

=MEM B DQS P<0>

==

TRUE

MEM B DQS P<0>

7 70

23

=MEM B DQS N<0>

==

TRUE

MEM B DQS N<0>

7 70

23

=MEM B DQS P<1>

==

TRUE

MEM B DQS P<1>

7 70

23

=MEM B DQS N<1>

==

TRUE

MEM B DQS N<1>

7 70

23

=MEM B DQS P<2>

==

TRUE

MEM B DQS P<2>

7 70

23

=MEM B DQS N<2>

==

TRUE

MEM B DQS N<2>

7 70

23

=MEM B DQS P<3>

==

TRUE

MEM B DQS P<3>

7 70

23

=MEM B DQS N<3>

==

TRUE

MEM B DQS N<3>

7 70

24

=MEM B DQS P<4>

==

TRUE

MEM B DQS P<4>

7 70

24

=MEM B DQS N<4>

==

TRUE

MEM B DQS N<4>

7 70

24

=MEM B DQS P<5>

==

TRUE

MEM B DQS P<5>

7 70

24

=MEM B DQS N<5>

==

TRUE

MEM B DQS N<5>

7 70

24

=MEM B DQS P<6>

==

TRUE

MEM B DQS P<6>

7 70

24

=MEM B DQS N<6>

==

TRUE

MEM B DQS N<6>

7 70

24

=MEM B DQS P<7>

==

TRUE

MEM B DQS P<7>

7 70

24

=MEM B DQS N<7>

==

TRUE

MEM B DQS N<7>

7 70

8

7

6

5

4

3

2

1

DDR3 Signal Aliases

Apple Inc.

051-1407

A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

REVISION

A.0.0

BRANCH

PAGE

21 OF 123


SHEET

19 OF 81

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

LPDDR3 CHANNEL A (0-31)




PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=J41 MLB		SYNC DATE=09/03/2013	
PAGE TITLE		LPDDR3 DRAM Channel A (0-31)	
DRAWING NUMBER		051-1407	SIZE D
REVISION		A.0.0	BRANCH
PAGE		23 OF 123	SHEET
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


LPDDR3 CHANNEL A (32-63)




PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

LPDDR3 CHANNEL B (0-31)





LPDDR3 CHANNEL B (32-63)





PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=J41 MLB		SYNC DATE=09/03/2013	
PAGE TITLE		LPDDR3 DRAM Channel B (32-63)	
DRAWING NUMBER		051-1407	SIZE D
REVISION		A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 26 OF 123	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 24 OF 81	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







U2950	
Part	SLG5AP384V
Type	Load Switch
R(on)	7.8 mOhm Typ
@ 1.05V	9.6 mOhm Max
Max Current = 4A (85C)	

1.05V TBT "CIO" Switch

Internal switch not functional on RR.

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=J78 NICK

SYNC DATE=01/12/2014

Thunderbolt Host (2 of 2)

Apple Inc.

DRAWING NUMBER

051-1407

SIZE

D

REVISION

A.0.0

BRANCH

PAGE

29 OF 123

SHEET

27 OF 81

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$
Min Max
IV3P3 1040mA 1155mA
IHVS0/S3 1060mA 1180mA (12W minimum)

CRITICAL C3287 100UF 20% 6.3V POLY-TANT CASE-82-SM
CRITICAL C3280 22UF 10% 6.3V XSR-CERM-1
C3281 0.1UF 10% 18V CERM-482
=PP3V3_S4_TBTAPWRSW
=PPHV_SW_TBTAPWRSW 18.9V Max
C3215 4.7UF 10% 25V XSR-CERM
C3210 0.1UF 10% 50V X7R
U3210 CD3211A1RGP QFN
V3P3OUT 18 X NC
VHV 6 7
ENHVU 16
EN 5 ISET_V3P3 8 TBTAPWRSW_ISET_V3P3
HV_EN 11 ISET_S0 10 TBTAPWRSW_ISET_S0
S0 17 ISET_S3 9 TBTAPWRSW_ISET_S3
GND THRM PAD
R3210 35.7K 1% 1/20W MF-1F 201
R3211 35.7K 1% 1/20W MF-1F 201
R3212 36.5K 1% 1/10W MF-LF 482

CRITICAL U3220 CBT105024 HVQFN24-COMBO
VDD
TB_ENA 15
AUXIO_EN 24
DP_PD 6
TBT_DP_PWRDN 26
GND_V0ID=TRUE
AUXIO+ 23
TBT_A_D2R1_AUXDDC_N 28
AUXIO- 22
TBT_A_D2R1_AUXDDC_P 28
GND_V0ID=TRUE
TBT: RX_1
CA_DETOUT 18
TBT_A_CONFIG1_RC 28
DP+ 19
DP- 20
DP_A_LSX_ML_P<1> 28
DP_A_LSX_ML_N<1> 28
TBT: LSX_A_R2P/P2R (P/N)
LSTX 14
LSRX 13
HPDOUT 17
TBT_A_HPDP 28

CRITICAL U3220 CBT105024 HVQFN24-COMBO
VDD
TB_ENA 15
AUXIO_EN 24
DP_PD 6
TBT_DP_PWRDN 26
GND_V0ID=TRUE
AUXIO+ 23
TBT_A_D2R1_AUXDDC_N 28
AUXIO- 22
TBT_A_D2R1_AUXDDC_P 28
GND_V0ID=TRUE
TBT: RX_1
CA_DETOUT 18
TBT_A_CONFIG1_RC 28
DP+ 19
DP- 20
DP_A_LSX_ML_P<1> 28
DP_A_LSX_ML_N<1> 28
TBT: LSX_A_R2P/P2R (P/N)
LSTX 14
LSRX 13
HPDOUT 17
TBT_A_HPDP 28

Thunderbolt Connector A

J70:514-0824 / J78:514-0831

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

770:514-0824 / 778:514-0831

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=J70 NICK SYNC DATE=10/16/2013
PAGE 11111
DRAWING NUMBER 051-1407
REVISION A.0.0
BRANCH
PAGE 32 OF 123
SHEET 28 OF 81

8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$
 Min Max
 IV3P3 1040mA 1155mA
 IHVS0/S3 1060mA 1180mA (12W minimum)

Bill of Materials:

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12850398	12850220		ALL	3.3V INPUT CAP


Thunderbolt Connector A

Power and Data Paths:

- Power:** 3.3V and 18.9V inputs, V3P3, VHV, EN, HV, S0, and HPD signals.
- Data:** DP (DisplayPort) and TBT (Thunderbolt) lanes, including TX and RX pairs.
- Control:** TBT A D2R, TBT A D2R1, TBT A D2R2, TBT A D2R3, TBT A D2R4, TBT A D2R5, TBT A D2R6, TBT A D2R7, TBT A D2R8, TBT A D2R9, TBT A D2R10, TBT A D2R11, TBT A D2R12, TBT A D2R13, TBT A D2R14, TBT A D2R15, TBT A D2R16, TBT A D2R17, TBT A D2R18, TBT A D2R19, TBT A D2R20, TBT A D2R21, TBT A D2R22, TBT A D2R23, TBT A D2R24, TBT A D2R25, TBT A D2R26, TBT A D2R27, TBT A D2R28, TBT A D2R29, TBT A D2R30, TBT A D2R31, TBT A D2R32, TBT A D2R33, TBT A D2R34, TBT A D2R35, TBT A D2R36, TBT A D2R37, TBT A D2R38, TBT A D2R39, TBT A D2R40, TBT A D2R41, TBT A D2R42, TBT A D2R43, TBT A D2R44, TBT A D2R45, TBT A D2R46, TBT A D2R47, TBT A D2R48, TBT A D2R49, TBT A D2R50, TBT A D2R51, TBT A D2R52, TBT A D2R53, TBT A D2R54, TBT A D2R55, TBT A D2R56, TBT A D2R57, TBT A D2R58, TBT A D2R59, TBT A D2R60, TBT A D2R61, TBT A D2R62, TBT A D2R63, TBT A D2R64, TBT A D2R65, TBT A D2R66, TBT A D2R67, TBT A D2R68, TBT A D2R69, TBT A D2R70, TBT A D2R71, TBT A D2R72, TBT A D2R73, TBT A D2R74, TBT A D2R75, TBT A D2R76, TBT A D2R77, TBT A D2R78, TBT A D2R79, TBT A D2R80, TBT A D2R81, TBT A D2R82, TBT A D2R83, TBT A D2R84, TBT A D2R85, TBT A D2R86, TBT A D2R87, TBT A D2R88, TBT A D2R89, TBT A D2R90, TBT A D2R91, TBT A D2R92, TBT A D2R93, TBT A D2R94, TBT A D2R95, TBT A D2R96, TBT A D2R97, TBT A D2R98, TBT A D2R99, TBT A D2R100.

Components:

- Capacitors:** C3200, C3201, C3202, C3203, C3204, C3205, C3206, C3207, C3208, C3209, C3210, C3211, C3212, C3213, C3214, C3215, C3216, C3217, C3218, C3219, C3220, C3221, C3222, C3223, C3224, C3225, C3226, C3227, C3228, C3229, C3230, C3231, C3232, C3233, C3234, C3235, C3236, C3237, C3238, C3239, C3240, C3241, C3242, C3243, C3244, C3245, C3246, C3247, C3248, C3249, C3250, C3251, C3252, C3253, C3254, C3255, C3256, C3257, C3258, C3259, C3260, C3261, C3262, C3263, C3264, C3265, C3266, C3267, C3268, C3269, C3270, C3271, C3272, C3273, C3274, C3275, C3276, C3277, C3278, C3279, C3280, C3281, C3282, C3283, C3284, C3285, C3286, C3287, C3288, C3289, C3290, C3291, C3292, C3293, C3294, C3295, C3296, C3297, C3298, C3299, C3300, C3301, C3302, C3303, C3304, C3305, C3306, C3307, C3308, C3309, C3310, C3311, C3312, C3313, C3314, C3315, C3316, C3317, C3318, C3319, C3320, C3321, C3322, C3323, C3324, C3325, C3326, C3327, C3328, C3329, C3330, C3331, C3332, C3333, C3334, C3335, C3336, C3337, C3338, C3339, C3340, C3341, C3342, C3343, C3344, C3345, C3346, C3347, C3348, C3349, C3350, C3351, C3352, C3353, C3354, C3355, C3356, C3357, C3358, C3359, C3360, C3361, C3362, C3363, C3364, C3365, C3366, C3367, C3368, C3369, C3370, C3371, C3372, C3373, C3374, C3375, C3376, C3377, C3378, C3379, C3380, C3381, C3382, C3383, C3384, C3385, C3386, C3387, C3388, C3389, C3390, C3391, C3392, C3393, C3394, C3395, C3396, C3397, C3398, C3399, C3400, C3401, C3402, C3403, C3404, C3405, C3406, C3407, C3408, C3409, C3410, C3411, C3412, C3413, C3414, C3415, C3416, C3417, C3418, C3419, C3420, C3421, C3422, C3423, C3424, C3425, C3426, C3427, C3428, C3429, C3430, C3431, C3432, C3433, C3434, C3435, C3436, C3437, C3438, C3439, C3440, C3441, C3442, C3443, C3444, C3445, C3446, C3447, C3448, C3449, C3450, C3451, C3452, C3453, C3454, C3455, C3456, C3457, C3458, C3459, C3460, C3461, C3462, C3463, C3464, C3465, C3466, C3467, C3468, C3469, C3470, C3471, C3472, C3473, C3474, C3475, C3476, C3477, C3478, C3479, C3480, C3481, C3482, C3483, C3484, C3485, C3486, C3487, C3488, C3489, C3490, C3491, C3492, C3493, C3494, C3495, C3496, C3497, C3498, C3499, C3500, C3501, C3502, C3503, C3504, C3505, C3506, C3507, C3508, C3509, C3510, C3511, C3512, C3513, C3514, C3515, C3516, C3517, C3518, C3519, C3520, C3521, C3522, C3523, C3524, C3525, C3526, C3527, C3528, C3529, C3530, C3531, C3532, C3533, C3534, C3535, C3536, C3537, C3538, C3539, C3540, C3541, C3542, C3543, C3544, C3545, C3546, C3547, C3548, C3549, C3550, C3551, C3552, C3553, C3554, C3555, C3556, C3557, C3558, C3559, C3560, C3561, C3562, C3563, C3564, C3565, C3566, C3567, C3568, C3569, C3570, C3571, C3572, C3573, C3574, C3575, C3576, C3577, C3578, C3579, C3580, C3581, C3582, C3583, C3584, C3585, C3586, C3587, C3588, C3589, C3590, C3591, C3592, C3593, C3594, C3595, C3596, C3597, C3598, C3599, C3600, C3601, C3602, C3603, C3604, C3605, C3606, C3607, C3608, C3609, C3610, C3611, C3612, C3613, C3614, C3615, C3616, C3617, C3618, C3619, C3620, C3621, C3622, C3623, C3624, C3625, C3626, C3627, C3628, C3629, C3630, C3631, C3632, C3633, C3634, C3635, C3636, C3637, C3638, C3639, C3640, C3641, C3642, C3643, C3644, C3645, C



8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$
Min Max
IV3P3 1040mA 1155mA
IHVS0/S3 1060mA 1180mA (12W minimum)

CRITICAL C3287 100UF 20% 6.3V POLY-TANT CASE-82-SM
CRITICAL C3280 22UF 10% 6.3V XSR-CERM-1
C3281 0.1UF 10% 18V CERM-482
=PP3V3_S4_TBTAPWRSW
=PPHV_SW_TBTAPWRSW 18.9V Max
C3215 4.7UF 10% 25V XSR-CERM
C3210 0.1UF 10% 50V X7R
U3210 CD3211A1RGP QFN
V3P3OUT 18 X NC
VHV 6 7
ENHVU 16
EN 5 ISET_V3P3 8 TBTAPWRSW ISET V3P3
HV_EN 11 ISET_S0 10 TBTAPWRSW ISET S0
S0 17 ISET_S3 9 TBTAPWRSW ISET S3
GND THRM PAD
R3210 35.7K 1% 1/20W MF-1F 201
R3211 35.7K 1% 1/20W MF-1F 201
R3212 36.5K 1% 1/10W MF-LF 482

CRITICAL U3220 CBT105024 HVQFN24-COMBO
VDD
TB_ENA 15
AUXIO_EN 24
DP_PD 6
TBT_DP_PWRDN 26
GND_V0ID=TRUE
AUXIO+ 23
TBT_A_D2R1_AUXDDC_N 28
AUXIO- 22
TBT_A_D2R1_AUXDDC_P 28
GND_V0ID=TRUE
TBT: RX_1
CA_DETOUT 18
TBT_A_CONFIG1_RC 28
DP+ 19
DP- 20
DP A LSX ML P<1> 28
DP A LSX ML N<1> 28
TBT: LSX_A_R2P/P2R (P/N)
LSTX 14
LSRX 13
HPDOUT 17
TBT_A_HPDP 28

CRITICAL U3220 CBT105024 HVQFN24-COMBO
VDD
TB_ENA 15
AUXIO_EN 24
DP_PD 6
TBT_DP_PWRDN 26
GND_V0ID=TRUE
AUXIO+ 23
TBT_A_D2R1_AUXDDC_N 28
AUXIO- 22
TBT_A_D2R1_AUXDDC_P 28
GND_V0ID=TRUE
TBT: RX_1
CA_DETOUT 18
TBT_A_CONFIG1_RC 28
DP+ 19
DP- 20
DP A LSX ML P<1> 28
DP A LSX ML N<1> 28
TBT: LSX_A_R2P/P2R (P/N)
LSTX 14
LSRX 13
HPDOUT 17
TBT_A_HPDP 28

Thunderbolt Connector A

J3200 DUAL-MDP-K70
F-ANG-TH SHLD
HPD 2
CONFIG1 4
CONFIG2 6
GND2 8
ML_LANE3P 10
ML_LANE3N 12
GND4 14
AUX_CHP 16
AUX_CHN 18
DP_PWR 20
PORT A RETURN
SHLD
GND0 1
ML_LANE0P 3
ML_LANE0N 5
GND1 7
ML_LANE1P 9
ML_LANE1N 11
GND3 13
ML_LANE2P 15
ML_LANE2N 17
PORT A RETURN
SHLD

770:514-0824 / 778:514-0831


DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

8 7 6 5 4 3 2 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=J70 NICK SYNC DATE=10/16/2013
PAGE 11111
DRAWING NUMBER 051-1407
REVISION A.0.0
BRANCH
PAGE 32 OF 123
SHEET 28 OF 81



8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$

Min Max
IV3P3 1040mA 1155mA
IHSV/S3 1060mA 1180mA (12W minimum)

CRITICAL C3287 100UF 20% 6.3V POLY-TANT CASE-102-SM
CRITICAL C3280 22UF 20% 6.3V XSR-CERM-1
C3281 0.1UF 10% 18V CERM-482

CRITICAL U3210 CD3211A1RGP QFN

CRITICAL U3220 CBT105024 HVQFN24-COMBO

CRITICAL J3200 DUAL-MDP-K70 F-ANG-TH SHLD

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

Thunderbolt Connector A

770:514-0824 / 778:514-0831

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=770 NICK SYNC DATE=10/16/2013
PAGE 11111
DRAWING NUMBER 051-1407
REVISION A.0.0
BRANCH
PAGE 32 OF 123
SHEET 28 OF 81

8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$

Min Max
IV3P3 1040mA 1155mA
IHSV/S3 1060mA 1180mA (12W minimum)

CRITICAL C3287 100UF 20% 6.3V POLY-TANT CASE-82-SM
CRITICAL C3280 22UF 10% 6.3V XSR-CERM-1
C3281 0.1UF 10% 18V CERM-482

CRITICAL U3210 CD3211A1RGP QFN

PPHV SW TBTAPWRSW 18.9V Max

C3215 4.7UF 10% 25V XSR-CERM
C3210 0.1UF 10% 50V X7R 603-1

V3P3OUT 18 NC
VHV 6
ENHVU 16
EN 5
HV_EN 11
S0 17

FAULTZ 4
ISET_V3P3 8
ISET_S0 10
ISET_S3 9

GND THRM PAD

R3210 35.7K 1% 1/20W MF 201
R3211 35.7K 1% 1/20W MF 201
R3212 36.5K 1% 1/10W MF-LF 482

PPHV SW TBTAPWRSW
MIN_LINE_WIDTH=0.38 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=15V

C3211 0.1UF 10% 50V X7R 603-1

CRITICAL U3220 CBT105024 HVQFN24-COMBO

TBT A D2R P<1> 80 26
TBT A D2R N<1> 80 26

DP TBTAP AUXCH C N 80 26
DP TBTAP AUXCH C P 80 26

DP TBTAP ML C P<1> 80 26
DP TBTAP ML C N<1> 80 26

TBT A D2R1 AUXDDC N 28 80
TBT A D2R1 AUXDDC P 28 80

TBT A CONFIG1 BUF 26 80
TBT A LSTX 26 80
TBT A LSRX 26 80
DP TBTAP HPD 26 80

TBT A CTO_SEL 15 26
TBTDP AUXIO_EN 24 26
TBT A DP PWRDN 6 26

AUXIO- 1
AUX+ 2

AUXIO+ 23 28 80
TBT A D2R1 AUXDDC N 28 80
TBT A D2R1 AUXDDC P 28 80

TBT: RX_1 18 28

TBT A CONFIG1 RC 18 28

DP A LSX ML P<1> 19 28 80
DP A LSX ML N<1> 20 28 80
TBT: LSX_A_R2P/P2R (P/N) 19 20 28 80

TBT A HPD 17 28

Thunderbolt Connector A

L3200 FERR-120-OHM-3A
PP3V3RHV SW TBTAPWRSW
MIN_LINE_WIDTH=0.38 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=15V

C3200 0.01UF 10% 50V X7R-CERM 0402

TBTACONN 20 RC
MIN_LINE_WIDTH=0.38 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=18.9V

R3201 12 1% 1/20W MF 201

TBT: RX_0

DP: Lane 3

TBT A D2R1 AUXDDC P 80 28
TBT A D2R1 AUXDDC N 80 28

TBT: RX_1

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

C3202 0.01UF 10% 25V XSR-CERM 0201

DP: Lane 0 TBT: TX_0
DP: Lane 1
DP: Lane 2 TBT: TX_1

TBTACONN 1 C
MIN_LINE_WIDTH=0.38 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=18.9V (0-18.9V)

TBT A R2D C P<0> 26 80
TBT A R2D C N<0> 26 80

TBTACONN 7 C
MIN_LINE_WIDTH=0.38 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=18.9V (0-18.9V)

DP A LSX ML P<1> 28 80
DP A LSX ML N<1> 28 80

TBT A R2D C N<1> 26 80
TBT A R2D C P<1> 26 80

470k R's for ESD protection on AC-coupled signals.

J70:514-0824 / J78:514-0831

CRITICAL J3200 DUAL-MDP-K70 F-ANG-TH SHLD

HPD 2
CONFIG1 4
CONFIG2 6
GND2 8
ML_LANE3P 10
ML_LANE3N 12
GND4 14
AUX_CHP 16
AUX_CHN 18
DP_PWR 20

ML_LANE0P 3
ML_LANE0N 5
GND1 7
ML_LANE1P 9
ML_LANE1N 11
GND3 13
ML_LANE2P 15
ML_LANE2N 17

PORT A RETURN SHLD

SYNC MASTER=J70 NICK SYNC DATE=10/16/2013

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

051-1407 D
A.0.0
32 OF 123
28 OF 81

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.

For 12V systems:
 $I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$

Min Max
IV3P3 1040mA 1155mA
IHSV/S3 1060mA 1180mA (12W minimum)

CRITICAL C3287 100UF 20% 6.3V POLY-TANT CASE-82-SM
CRITICAL C3280 22UF 10% 6.3V XSR-CERM-1 201
C3281 0.1UF 10% 18V CERH-482

CRITICAL U3210 CD3211A1RGP QFN

CRITICAL U3220 CBT105024 HVQFN24-COMBO

CRITICAL J3200 DUAL-MDP-K70 F-ANG-TH SHLD

770:514-0824 / 778:514-0831

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).
Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

Thunderbolt Connector A

SYNC MASTER=770 NICK SYNC DATE=10/16/2013

DRAWING NUMBER 051-1407
REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

32 OF 123
28 OF 81


3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


For 12V systems:

$I(\min) = 38429/R - 0.0161A$
 $I(\max) = 41571/R + 0.0161A$


	Min	Max
IV3P3	1040mA	1155mA
IHV50/S3	1060mA	1180mA (12W minimum)



Thunderbolt Connector B



SYNC MASTER=J70 NICK		SYNC DATE=10/16/2013	
PAGE 11111			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	051-1407
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 123	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 81	
IV ALL RIGHTS RESERVED			




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.


DP++ spec violation, should remove!


NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.




Note: Bead Probes needed
PCIE RX1
PCIE RX0
PCIex2 SSD requires AC coupling caps on TX side

SYNC MASTER=J70 DINI		SYNC DATE=10/14/2013	
PAGE TITLE		SATA/SSD Connectors	
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 123
		SHEET	32 OF 81







PAGE TITLE		PAGE TITLE	
SD READER CONNECTOR		SD READER CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY:		REVISION	A.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	41 OF 123
II NOT TO REPRODUCE OR COPY IT		SHEET	36 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D



A



D



B



D


C

B




Rise Times:
1.8V S0 -- 1000 pF -- 600 us
1.2V S0 -- 2200 pF -- 861 us

Internal DP Connector




Backlight Control

Delay applies only on a L->H transition on VIDEO_ON. This guarantees video is valid before the backlight is enabled.
On a H->L transition, output follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video




SMBus Isolation




Active switch used on TCON Master I2C bus to ensure integrity of 400 kHz transactions on powerup







P and N pins swapped for cleaner routing
Lane polarity inversion supported by USB3

SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
EXTERNAL USB PORTS A & B		DRAWING NUMBER	051-1407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	41 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J70 GAREN		SYNC DATE=10/22/2013	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 123
		SHEET	42 OF 81





SMC Supervisor and AVREF Supply

ADC Channel Aliases

Project-specific Aliases

SMC 32KHz Clock

SMC Crystal

Unused Project-specific

Unused ADC Channels

SMC Controlled RTC Reset

Power Button

Arch Pull Up/Down

Comparator Reference

SMC control for AirPort power

Platform Thermal Control

PECI Support

PROCHOT Support

AC/DC Burst Mode Enable

Serial/JTAG Interface Pull-ups

SYNC MASTER=J70 NICK

SYNC DATE=01/15/2014

Apple Inc.

051-1407

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

REVISION

A.0.0





BRANCH

PAGE


51 OF 123


SHEET

44 OF 81




SYNC MASTER-J70 TONY		SYNC DATE=09/24/2013	
PAGE TITLE			
SPI and Debug Connector			
 Apple Inc.		DRAWING NUMBER 051-1407	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 52 OF 123	
		SHEET 45 OF 81	






Temperature Sensor T1


LPDDR3 Proximity




AC/DC Diode on supply



CPU Proximity



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5600 at the coolest location on the MLB.


Filter Caps: Stuff if needed for PSU sensor SI

Temperature Sensor T2



TBT On Die



BLC Proximity



MLB Misc 0




SYNC MASTER=J70 NICK		SYNC DATE=11/05/2013	
PAGE TITLE		Temperature Sensors	
Apple Inc.		DRAWING NUMBER	051-1407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	56 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 81
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.

This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.





Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).




Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Proto1 Fan Tach instability.




SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
System Fan			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		DRAWING NUMBER	
THE INFORMATION CONTAINED HEREIN IS THE		051-1407	
PROPRIETARY PROPERTY OF APPLE INC.		SIZE	
THE POSSESSOR AGREES TO THE FOLLOWING:		D	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		REVISION	
I NOT TO REPRODUCE OR COPY IT		A.0.0	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BRANCH	
I ALL RIGHTS RESERVED		PAGE	
		60 OF 123	
		SHEET	
		49 OF 81	




SYNC MASTER=J70 GAREN		SYNC DATE=12/17/2013	
PAGE TITLE			
AUDIO:CODEC ANALOG			
	Apple Inc.	DRAWING NUMBER	051-1407
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	62 OF 123
		SHEET	50 OF 81






SYNC MASTER=J70, GAREN		SYNC DATE=03/07/2014	
PAGE TITLE			
AUDIO: SPEAKER AMP, RIGHT CHANNEL			
 Apple Inc.	DRAWING NUMBER	051-1407	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	65 OF 123
		SHEET	53 OF 81




Switching freq: $409 \text{ kHz} = \frac{13.5}{L6901}$


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0676	138S0691		C6905	




MLB to AC-DC Supplemental Signal Connector




12V S5 FET



SYNCH MASTER=J16 MLB IG		SYNCH DATE=08/27/2013	
PAGE 1		TITLE	
Power Connectors / VReg G3Hot			
 Apple Inc.		DRAWING NUMBER 051-1407	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I IS NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE 69 OF 123	
		SHEET 56 OF 81	





SYNC MASTER=J78 GAREN		SYNC DATE=03/07/2814	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1407		D
	REVISION		
		A.0.0	
BRANCH			
PAGE			
		71 OF 123	
SHEET			
		58 OF 81	

D

C

B

A




B




PCH (1.05V) S0 REGULATOR

Switching freq: 500 kHz OC trip point: 12.4 A = $\frac{R7450 \cdot 8.5 \text{ E-6}}{\text{DCR}(L7410)}$

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz



1.5V S0 REGULATOR



PAGE TITLE		SYNC DATE=08/27/2013	
VREG 1V05 S0 / 1V5 S0		DRAWING NUMBER	
Apple Inc.		051-1407	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		74 OF 123	
IV ALL RIGHTS RESERVED		SHEET	
		60 OF 81	

D

C



A


D

C



A

SYNC DATE=03/07/2014	
5V S4	
DRAWING NUMBER	SIZE
051-1407	D
REVISION	
A.0.0	
BRANCH	
PAGE	
76 OF 123	
SHEET	
61 OF 81	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0648	371S0694		D8100	BLC Switch Diode

ACOUSTICS E-NOISE COMPONENTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0810	138S1078		2.2UF_CAF	BLC OUTPUT CAPS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
371S0748	371S0731		D8101	INPUT DIODE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8100 to FB8107

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1121	376S1116		Q8102	BLC Inrush FET
740S0145	740S0146		F8100	BLC Fuse

SYNC MASTER=J70 GAREN

SYNC DATE=03/07/2014

LCD Backlight Driver (LP8561)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1407

REVISION



A.0.0

PAGE

81 OF 123









SHEET

62 OF 81




Rise Time For $V_D = 3.3V$:

470 pF	--	603 μs
1000 pF	--	1185 μs




PAGE 1		SYNCH MASTER=J16 MLB IG		SYNCH DATE=08/27/2013	
FET-Controlled S0 and S4					
		Apple Inc.		DRAWING NUMBER 051-1407	
				SIZE D	
				REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:				BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED				PAGE 84 OF 123	
				SHEET 63 OF 81	


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT Port Enable




S3 Enables



S0 Enables






12V S0 EN RC delay must be >= downstream delay on 4.5V REG enable which in turn enables 1.05V S0. This allows for 12V S0 to hold as long as 1.05V S0 regulator is powered.




5V S0 RC delay must be >= downstream delay on 4.5V REG enable to allow for 4.5V regulator to remain powered during power down sequence.

Audio + PCH Sequencing Requirements:
4.5V -> 1.05V -> 3.3V -> 1.5V -> ALL SYS GOOD




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).



SYNC MASTER=J16 MLB IG		SYNC DATE=08/27/2013	
PAGE TITLE			
PM Regulator Enables			
 Apple Inc.		DRAWING NUMBER	051-1407
		SIZE	D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	85 OF 123
		SHEET	64 OF 81

ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac J70 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:

- Power on:
 - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
 - Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 - to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




Rail definitions

Platform: All processor non-Core and non-Graphics (5V, 3.3V, 1.5V, 1.05V for PCH/TBT/GPU)
Uncore: 1.8V and 1.2V for DDR3

Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
 - VCC3_3 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC3V3 ramping to 2.6V
 - VCC1_5 may power up before VCC, VCC must ramp to 0.6V within 25ms of VCC1V5 ramping to 1.35V
 - VCC may power down before VCC3_3, VCC3_3 must ramp down to 2.6V within 35ms
 - VCC may power down before VCC1_5, VCC1_5 must ramp down to 1.35V within 35ms

SYNC MASTER=J70 TONY		SYNC DATE=10/10/2013	
PAGE TITLE			
PM Power Good			
 Apple Inc.		DRAWING NUMBER	051-1407
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	86 OF 123
		SHEET	65 OF 81



8

7

6

5

4

3

2

1

PCH Miscellaneous

12	<u>TP HDA SDIN1</u>	<u>NC HDA SDIN1</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
12	<u>TP PCIE CLK100M CAMERAP</u>	<u>NC PCIE CLK100M CAMERAP</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
12	<u>TP PCIE CLK100M CAMERAN</u>	<u>NC PCIE CLK100M CAMERAN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
	<u>TP PCIE CLK100M FWP</u>	<u>NC PCIE CLK100M FWP</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
12	<u>TP PCIE CLK100M FWN</u>	<u>NC PCIE CLK100M FWN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE

Unused Thunderbolt Aliases

```
26  TP TBT PCIE RESET0 L  ==  NC TBT PCIE RESET0 L
    ==  MAKE_BASE=TRUE  NO_TEST=TRUE
```

D

C

B

A


D

C

B

A

SYNC MASTER=J16 MLB IG	SYNC DATE=08/27/2013
PAGE TITLE	
Unused Signal Aliases	
 Apple Inc.	DRAWING NUMBER 051-1407
	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	REVISION A.0.0
	BRANCH PAGE 104 OF 123
	SHEET 67 OF 81



SYNC MASTER=J16 MLB IG

SYNC DATE=08/27/2013

PAGE TITLE		Functional / ICT Test	
 Apple Inc.	DRAWING NUMBER	051-1407	SIZE
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	105 OF 123
		SHEET	68 OF 81

J70 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	0.145 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.092 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.150 MM	0.076 MM	=STANDARD	0.120 MM	0.1 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.174 MM	0.085 MM	=STANDARD	0.120 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	*	Y	0.141 MM	0.076 MM	=STANDARD	0.130 MM	0.1 MM
73_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.120 MM	0.076 MM	=STANDARD	0.140 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.108 MM	0.076 MM	=STANDARD	0.150 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.099 MM	0.076 MM	=STANDARD	0.170 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.085 MM	=STANDARD	0.175 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.076 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.095 MM	0.085 MM	=STANDARD	0.210 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.070 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

Layer	Material	Thickness	Notes
Top	Signal	1/3 OZ	(CU PLATED)
	Prepreg	0.070 MM	
2	Plane	1/3 OZ	(CU PLATED)
	Prepreg	0.070 MM	
3	Signal	0.5 OZ	
	Prepreg	0.435 MM	
4	Plane	1 OZ	
	Core	0.152 MM	
5	Plane	1 OZ	
	Prepreg	0.435 MM	
6	Signal	0.5 OZ	
	Prepreg	0.070 MM	
2	Plane	1/3 OZ	(CU PLATED)
	Prepreg	0.070 MM	
Btm	Signal	1/3 OZ	(CU PLATED)

SYNC MASTER=370 NICK		SYNC DATE=09/12/2013	
PAGE TITLE			
J70 RULE DEFINITIONS			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1407	D	
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		110 OF 123	
SHEET		69 OF 81	

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
DDR_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_70D
DDR_CTRL_PHY	*	DDR_40S
DDR_CMD_PHY	*	DDR_40S
DDR_DQ_PHY	*	DDR_40S
DDR_DSQ_PHY	*	DDR_70D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=4:1_SPACING	?
DDR_STROBE_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (HSW U/Y PDG, Intel Doc# 502636)

Table	Trace	Design	Iso	Design	Comments
6-14	4	(diff)	16	19.69	CLK trace spacing controlled by =70_OHM_DIFF.
6-14	7.5	7.87	12	13.78	
6-14	7.5	7.87	12	13.78	
6-14	7.5	7.87	16	11.81	DQ to other signals not in the same bytelane (but not ch)
			12	11.81	DQS to other signals of the same channel
			7.5	7.87	DQ to DQ in the same bytelane of the same channel
			12	11.81	DQ to DQS in the same bytelane of the same channel
			16	11.81	DQ or DQS in different bytelanes of the same channel
			?	25.59	DQ or DQS in different channels. ISO RULE NOT IN PDG
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_STROBE_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_STROBE_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. D0R3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over $DDR\{A,B\}_DQ_BYTE*$ to $DDR\{A,B\}_DQ_BYTE*$ so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

Electrical Constraint Set		Physical		Spacing		
Channel A						
FE2P	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM_A_CLK	P<0>	7 21 25
FE2P	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM_A_CLK	N<0>	7 21 25
FE2P	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM_A_CLK	P<1>	7 22 25
FE2P	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM_A_CLK	N<1>	7 22 25
FE2P	DDR_A_CS0	DDR_CTRL_PHY	DDR_CTRL	MEM_A_CS	L<0>	7 21 22 25
FE2P	DDR_A_CS1	DDR_CTRL_PHY	DDR_CTRL	MEM_A_CS	L<1>	7 21 22 25
FE2P	DDR_A_ODT	DDR_CTRL_PHY	DDR_CTRL	MEM_A_ODT	<0>	7 21 22 25
FE2P	DDR_A_CKE0	DDR_CMD_PHY	DDR_CMD	MEM_A_CKE	<1..0>	7 21 25
FE2P	DDR_A_CKE1	DDR_CMD_PHY	DDR_CMD	MEM_A_CKE	<3..2>	7 22 25
FE2P	DDR_A_CMD0	DDR_CMD_PHY	DDR_CMD	MEM_A_CAA	<15..0>	7 21 25
FE2P	DDR_A_CMD1	DDR_CMD_PHY	DDR_CMD	MEM_A_CAB	<15..0>	7 22 25
FE2P	DDR_A_DQ_BYTE0	DDR_DQ_PHY	DDR_A_DQ_BYTE0	MEM_A_DQ	<7..0>	7 19
FE2P	DDR_A_DQ_BYTE1	DDR_DQ_PHY	DDR_A_DQ_BYTE1	MEM_A_DQ	<15..8>	7 19
FE2P	DDR_A_DQ_BYTE2	DDR_DQ_PHY	DDR_A_DQ_BYTE2	MEM_A_DQ	<23..16>	7 19
FE2P	DDR_A_DQ_BYTE3	DDR_DQ_PHY	DDR_A_DQ_BYTE3	MEM_A_DQ	<31..24>	7 19
FE2P	DDR_A_DQ_BYTE4	DDR_DQ_PHY	DDR_A_DQ_BYTE4	MEM_A_DQ	<39..32>	7 19
FE2P	DDR_A_DQ_BYTE5	DDR_DQ_PHY	DDR_A_DQ_BYTE5	MEM_A_DQ	<47..40>	7 19
FE2P	DDR_A_DQ_BYTE6	DDR_DQ_PHY	DDR_A_DQ_BYTE6	MEM_A_DQ	<55..48>	7 19
FE2P	DDR_A_DQ_BYTE7	DDR_DQ_PHY	DDR_A_DQ_BYTE7	MEM_A_DQ	<63..56>	7 19
FE2P	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM_A_DQS	P<0>	7 19
FE2P	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM_A_DQS	N<0>	7 19
FE2P	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM_A_DQS	P<1>	7 19
FE2P	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM_A_DQS	N<1>	7 19
FE2P	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM_A_DQS	P<2>	7 19
FE2P	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM_A_DQS	N<2>	7 19
FE2P	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM_A_DQS	P<3>	7 19
FE2P	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM_A_DQS	N<3>	7 19
FE2P	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM_A_DQS	P<4>	7 19
FE2P	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM_A_DQS	N<4>	7 19
FE2P	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM_A_DQS	P<5>	7 19
FE2P	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM_A_DQS	N<5>	7 19
FE2P	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM_A_DQS	P<6>	7 19
FE2P	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM_A_DQS	N<6>	7 19
FE2P	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM_A_DQS	P<7>	7 19
FE2P	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM_A_DQS	N<7>	7 19
Channel B						
FE2P	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM_B_CLK	P<0>	7 23 25
FE2P	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM_B_CLK	N<0>	7 23 25
FE2P	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM_B_CLK	P<1>	7 24 25
FE2P	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM_B_CLK	N<1>	7 24 25
FE2P	DDR_B_CS0	DDR_CTRL_PHY	DDR_CTRL	MEM_B_CS	L<0>	7 23 24 25
FE2P	DDR_B_CS1	DDR_CTRL_PHY	DDR_CTRL	MEM_B_CS	L<1>	7 23 24 25
FE2P	DDR_B_ODT	DDR_CTRL_PHY	DDR_CTRL	MEM_B_ODT	<0>	7 23 24 25
FE2P	DDR_B_CKE0	DDR_CMD_PHY	DDR_CMD	MEM_B_CKE	<1..0>	7 23 25
FE2P	DDR_B_CKE1	DDR_CMD_PHY	DDR_CMD	MEM_B_CKE	<3..2>	7 24 25
FE2P	DDR_B_CMD0	DDR_CMD_PHY	DDR_CMD	MEM_B_CAA	<15..0>	7 23 25
FE2P	DDR_B_CMD1	DDR_CMD_PHY	DDR_CMD	MEM_B_CAB	<15..0>	7 24 25
FE2P	DDR_B_DQ_BYTE0	DDR_DQ_PHY	DDR_B_DQ_BYTE0	MEM_B_DQ	<7..0>	7 19
FE2P	DDR_B_DQ_BYTE1	DDR_DQ_PHY	DDR_B_DQ_BYTE1	MEM_B_DQ	<15..8>	7 19
FE2P	DDR_B_DQ_BYTE2	DDR_DQ_PHY	DDR_B_DQ_BYTE2	MEM_B_DQ	<23..16>	7 19
FE2P	DDR_B_DQ_BYTE3	DDR_DQ_PHY	DDR_B_DQ_BYTE3	MEM_B_DQ	<31..24>	7 19
FE2P	DDR_B_DQ_BYTE4	DDR_DQ_PHY	DDR_B_DQ_BYTE4	MEM_B_DQ	<39..32>	7 19
FE2P	DDR_B_DQ_BYTE5	DDR_DQ_PHY	DDR_B_DQ_BYTE5	MEM_B_DQ	<47..40>	7 19
FE2P	DDR_B_DQ_BYTE6	DDR_DQ_PHY	DDR_B_DQ_BYTE6	MEM_B_DQ	<55..48>	7 19
FE2P	DDR_B_DQ_BYTE7	DDR_DQ_PHY	DDR_B_DQ_BYTE7	MEM_B_DQ	<63..56>	7 19
FE2P	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM_B_DQS	P<0>	7 19
FE2P	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM_B_DQS	N<0>	7 19
FE2P	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM_B_DQS	P<1>	7 19
FE2P	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM_B_DQS	N<1>	7 19
FE2P	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM_B_DQS	P<2>	7 19
FE2P	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM_B_DQS	N<2>	7 19
FE2P	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM_B_DQS	P<3>	7 19
FE2P	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM_B_DQS	N<3>	7 19
FE2P	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM_B_DQS	P<4>	7 19
FE2P	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM_B_DQS	N<4>	7 19
FE2P	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM_B_DQS	P<5>	7 19
FE2P	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM_B_DQS	N<5>	7 19
FE2P	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM_B_DQS	P<6>	7 19
FE2P	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM_B_DQS	N<6>	7 19
FE2P	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM_B_DQS	P<7>	7 19
FE2P	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM_B_DQS	N<7>	7 19
SM COMP						
FE2P		DDR_COMP_PHY	DDR_COMP	CPU SM RCOMP<0..2>		6

SYNC MASTER=J70 NICK		SYNC DATE=09/30/2013	
PAGE TITLE		PAGE NO.	
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		111	OF 123
		SHEET	
		70	OF 81

D

C

B

A

2

2

[illegible][illegible]

SYNC MASTER=J70 NICK		SYNC DATE=09/12/2013	
PAGE TITLE			
CPU CONSTRAINTS			
	Apple Inc.		DRAWING NUMBER 051-1407
			SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH PAGE 112 OF 123	
		SHEET 71 OF 81	

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH_ISO	*	=4:1_SPACING	?
COMP_PCH_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH	*	*	COMP_PCH_ISO

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
	LPC_55S	LPC	LPC_AD<3..0> 14 43 46
	LPC_55S	LPC	LPC_AD_R<3..0> 14
	LPC_55S	LPC	LPC_FRAME_L 14 43 46
	LPC_55S	LPC	LPC_FRAME_R_L 14
LPC Clocks			
	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_LPCPLUS 17 46
	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_LPCPLUS_R 12 17
	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_SMC 17 43
	CLK_LPC_55S	CLK_LPC	LPC_CLK24M_SMC_R 12 17

PCH Clocks

Electrical Constraint Set	Physical	Spacing	
PCH Reference Clock			
IC32P	CLK_XTAL	XTAL	PCH_CLK24M_XTALIN 12 17
IC32B	CLK_XTAL	XTAL	PCH_CLK24M_XTALOUT 12 17
IC32S	CLK_XTAL	XTAL	PCH_CLK24M_XTALOUT_R 17
PCH RTC 32K			
IC32P	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1 12 17
IC32B	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2 12 17
IC32S	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R 17
SMC 32K			
IC32B	CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R 13 44
PC32P	CLK_PCH_55S	CLK_PCH	SMC_CLK32K 43 44

25 MHz XTALS

Electrical Constraint Set	Physical	Spacing
25M Reference Crystal		
	CLK_XTAL	XTAL TBT_CLK25M_IN 26
	CLK_XTAL	XTAL TBT_CLK25M_OUT 26
	CLK_XTAL	XTAL TBT_CLK25M_OUT_R 26
	CLK_XTAL	XTAL ENET_XTAL_IN 34
	CLK_XTAL	XTAL ENET_XTAL_OUT 34
	CLK_XTAL	XTAL ENET_XTAL_OUT_R 34

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC_ISO	*	=1.5:1_SPACING	?
CLK_LPC_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC	*	*	LPC_ISO
CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA_ISO	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL_ISO	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SEQUENCE
XTAL	*	*	XTAL_ISO

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI_ISO	*	=2:1_SPACING	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI	*	*	SPI_IS0

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
 HDA_CLK	HDA_55S	HDA	HDA_BIT_CLK 12 51
 HDA55	HDA_55S	HDA	HDA_BIT_CLK_R 12
 HDA_RST	HDA_55S	HDA	HDA_RST_L 12 51
 HDA55	HDA_55S	HDA	HDA_RST_R_L 12
 HDA_OUT	HDA_55S	HDA	HDA_SDOUT 12 51
 HDA55	HDA_55S	HDA	HDA_SDOUT_R 12 17
 HDA_SYNC	HDA_55S	HDA	HDA_SYNC 12 51
 HDA55	HDA_55S	HDA	HDA_SYNC_R 12
 HDA_IN	HDA_55S	HDA	HDA_SDIN0 12 51
 HDA55	HDA_55S	HDA	AUD_SDI_R
SPDIF			
 HDA55	HDA_55S	HDA	DP_INT SPDIF_AUDIO 39 51 80
 HDA55	HDA_55S	HDA	SPDIF_OUT_JACK 51 54
 HDA55	HDA_55S	HDA	CS4208 SPDIF_IN 51
 HDA55	HDA_55S	HDA	CS4208 SPDIF_OUT 51

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
H800	SPT 50S	SPT	SPI CLK R 14 45
H800	SPT 50S	SPT	SPI CLK 45
H800	SPT 50S	SPT	SPI ALT CLK 45
H800	SPT 50S	SPT	SPI SMC CLK 43 45
H800	SPT 50S	SPT	SPI MLB CLK 45
H800	SPT 50S	SPT	SPI CS0 R L 14 45
H800	SPT 50S	SPT	SPI CS0 L 45
H800	SPT 50S	SPT	SPI ALT CS L 45
H800	SPT 50S	SPT	SPI SMC CS L 43 45
H800	SPT 50S	SPT	SPI MLB CS L 45
H800	SPT 50S	SPT	SPI MOSI R 14 45
H800	SPT 50S	SPT	SPI MOSI 45
H800	SPT 50S	SPT	SPI ALT MOSI 45
H800	SPT 50S	SPT	SPI SMC MOSI 43 45
H800	SPT 50S	SPT	SPI MLB MOSI 45
H800	SPT 50S	SPT	SPI MISO 14 45
H800	SPT 50S	SPT	SPI ALT MISO 45
H800	SPT 50S	SPT	SPI SMC MISO 43 45
H800	SPT 50S	SPT	SPI MLB MISO 45
H800	SPT 50S	SPT	SPIROM USE MLB 15 45



8

7

6

5

4

3

2

1

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	12.7 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions
Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

VDDQ (1.2V)/VTT (0.6V) S3

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
1E31 POWER	POWER			

[illegible]

12V					
Physical	Spacing	Voltage	IDT	NO_TEST	
Input Bus					
 POWER	POWER	12V			PP12V_ACDC
FET Switched					
 POWER	POWER	12V			PP12V_S5
 POWER	POWER	12V			PP12V_S0
Sensed					
 POWER	POWER	12V			PP12V_G3H

Physical		Spacing	Voltage	IDT	NO_TEST
3.42V G3H					
REGD	POWER	VR_SWITCH	12V	TRUE	P3V42G3H_B00ST
REGD	POWER	VR_SWITCH	12V	TRUE	P3V42G3H_SW
REGD	VR_CTL_PHY	VR_CTL			P3V42G3H_FB
REGD	VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L
REGD	VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_R_L
Output Bus					
REGD	POWER	POWER	3.425V		PP3V42_G3H
REGD	POWER	POWER	3.425V		PP3V42_G3H_REG_R

3.3V G3

Physical	Spacing	Voltage	DIDT	NO_TEST
POWER	POWER	3.3V		

PP3V3_G3

Physical		Spacing	Voltage	IDT	NO_TEST
3.3V S5/S4 S4					
Input Bus					
 POWER	POWER	12V			REG VIN U7600
 POWER	POWER	5V			REG VCC1 U7600
 POWER	POWER	5V			REG VCC2 U7600
3.3V S5					
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG B00T P3V3S5
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG B00T P3V3S5 RC
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5
 VR CTL PHY	VR_CTL				REG P3V3S5 ISEN
 VR CTL PHY	VR_CTL				REG P3V3S5 OCSET
 VR CTL PHY	VR_CTL				REG P3V3S5 FSET
 VR CTL PHY	VR_CTL				REG P3V3S5 VOUT
 VR CTL PHY	VR_CTL				REG P3V3S5 VOUT_R
 VR CTL PHY	VR_CTL				REG P3V3S5 FB
5V S4					
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG B00T P5VS4
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG B00T P5VS4 RC
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG LGATE P5VS4
 VR DDT PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4
 VR CTL PHY	VR_CTL				REG P5VS4 ISEN
 VR CTL PHY	VR_CTL				REG P5VS4 OCSET
 VR CTL PHY	VR_CTL				REG P5VS4 FSET
 VR CTL PHY	VR_CTL				REG P5VS4 VOUT
 VR CTL PHY	VR_CTL				REG P5VS4 VOUT_R
 VR CTL PHY	VR_CTL				REG P5VS4 FB
Output Bus					
 POWER	POWER	5V			PP5V S5
 POWER	POWER	5V			PP5V S4
 POWER	POWER	3.3V			PP3V3 S5
FET Switched					
 POWER	POWER	5V			PP5V S0
 POWER	POWER	3.3V			PP3V3 S4
 POWER	POWER	3.3V			PP3V3 S0
 POWER	POWER	3.3V			PP3V3 S0 SSD
 POWER	POWER	3.3V			PP3V3_ENET
 POWER	POWER	3.3V			PP3V3_TBTLCL
Sensed					
 POWER	POWER	3.3V			PPSSD S0

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST
FET Switched				
POWER	POWER	5V		

PP5V_S0_HDD

Physical		Spacing	Voltage	DIDT	NO_TEST
OUTPUT BUS					
U24	POWER	POWER	1.5V		PP1V5_S0
U35	VR_CTL_PHY	VR_CTL			REG_P1V5S0_SS
U36	VR_CTL_PHY	VR_CTL			REG_P1V5S0_ISET
U37	VR_CTL_PHY	VR_CTL			REG_P1V5S0_ADJ

Ground/Common					
	Physical	Spacing	Voltage	DIDT	NO_TEST
Common					
 GND	GND		0V		GND
 GND	GND		0V		PGND_REG_P1V2 S3

Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST
TEST0	SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG_P3V3S5_PHASE_SNS_P
TEST0	SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG_P3V3S5_PHASE_SNS_M
TEST0	SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG_P5V54_PHASE_SNS_P
TEST0	SNS_CURRENT	SNS_DIFF_PHY	SENSE			REG_P5V54_PHASE_SNS_M

SYNC MASTER=J70 GAREN		SYNC DATE=03/07/2014	
PAGE TITLE		PAGE TOTAL	
Platform VReg Constraints			
		DRAWING NUMBER	
Apple Inc.		051-1407	
		SIZE	
		D	
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	
		120 OF 123	
		SHEET	
		79 OF 81	

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTD_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C_ISO	*	=2X_DIELECTRIC	?
TBT_SPI_ISO	*	=2X_DIELECTRIC	?
TBTD_ISO	*	=5X_DIELECTRIC	?
TBTD_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_ISO	*	=3:1_SPACING	?	DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

[illegible]

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
Graphics Source				
LE85P	DP INTPNL TG MI MUX	DP 85D	DISPLAYPORT	DP INT ML P<1..0>
LE85P	DP INTPNL TG MI MUX	DP 85D	DISPLAYPORT	DP INT ML N<1..0>
LE85D	DP INTPNL TG AUX MUX	DP 85D	DISPLAYPORT	DP INT AUX P
LE85D	DP INTPNL TG AUX MUX	DP 85D	DISPLAYPORT	DP INT AUX N
LE85D		DP 85D	DISPLAYPORT	DP INT AUX C P
LE85D		DP 85D	DISPLAYPORT	DP INT AUX C N
Internal Panel				
LE85D		DP 85D	DISPLAYPORT	DP INTPNL ML C P<3..0>
LE85D		DP 85D	DISPLAYPORT	DP INTPNL ML C N<3..0>
LE85P	DP INTPNL MI CONN	DP 85D	DISPLAYPORT	DP INTPNL ML P<3..0>
LE85D	DP INTPNL MI CONN	DP 85D	DISPLAYPORT	DP INTPNL ML N<3..0>
LE85D	DP INTPNL AUX CONN	DP 85D	DISPLAYPORT	DP INTPNL AUX P
LE85D	DP INTPNL AUX CONN	DP 85D	DISPLAYPORT	DP INTPNL AUX N
Internal DP SPDIF				
LE85D		HDA		DP INT SPDIF AUDIO
DDC				
LE85P	TBT I2C 55S	TBT I2C		DP TBT5NK0 DDC CLK
LE85P	TBT I2C 55S	TBT I2C		DP TBT5NK0 DDC DATA
LE85D	TBT I2C 55S	TBT I2C		DP TBT5NK1 DDC CLK
LE85D	TBT I2C 55S	TBT I2C		DP TBT5NK1 DDC DATA
LE85P	TBT I2C 55S	TBT I2C		DP TBT6P DDC CLK
LE85P	TBT I2C 55S	TBT I2C		DP TBT6P DDC DATA
LE85D	TBT I2C 55S	TBT I2C		DP TBT6P DDC CLK
LE85D	TBT I2C 55S	TBT I2C		DP TBT6P DDC DATA

TBT/DP Net Properties

Electrical Constraint Set		Physical	Spacing	
Port A				
R649	TBT_R2D_RVSD	T8TDP_980	T8TDP	TBT A R2D C P<1>
R649	TBT_R2D_RVSD	T8TDP_980	T8TDP	TBT A R2D C N<1>
R649		T8TDP_980	T8TDP	TBT A R2D P<1>
R649		T8TDP_980	T8TDP	TBT A R2D N<1>
R649	TBT_R2D	T8TDP_980	T8TDP	TBT A R2D C P<0>
R649	TBT_R2D	T8TDP_980	T8TDP	TBT A R2D C N<0>
R649		T8TDP_980	T8TDP	TBT A R2D P<0>
R649		T8TDP_980	T8TDP	TBT A R2D N<0>
R650	DP_ML1	DP_850	DISPLAYPORT	DP T8TPA ML C P<1>
R650	DP_ML1	DP_850	DISPLAYPORT	DP T8TPA ML C N<1>
R649		DP_850	DISPLAYPORT	DP T8TPA ML P<1>
R649		DP_850	DISPLAYPORT	DP T8TPA ML N<1>
R650	DP_ML3	DP_850	DISPLAYPORT	DP T8TPA ML C P<3>
R650	DP_ML3	DP_850	DISPLAYPORT	DP T8TPA ML C N<3>
R649		DP_850	DISPLAYPORT	DP T8TPA ML P<3>
R649		DP_850	DISPLAYPORT	DP T8TPA ML N<3>
R649	DP_LSX	DP_850	DISPLAYPORT	DP A LSX ML P<1>
R649	DP_LSX	DP_850	DISPLAYPORT	DP A LSX ML N<1>
R650	TBT_D2R1_RVSD	T8TDP_980	T8TDP	TBT A D2R P<1>
R650	TBT_D2R1_RVSD	T8TDP_980	T8TDP	TBT A D2R N<1>
R649		T8TDP_980	T8TDP	TBT A D2R C P<1>
R649		T8TDP_980	T8TDP	TBT A D2R C N<1>
R649	TBT_D2R8_RVSD	T8TDP_980	T8TDP	TBT A D2R P<0>
R649	TBT_D2R8_RVSD	T8TDP_980	T8TDP	TBT A D2R N<0>
R649		T8TDP_980	T8TDP	TBT A D2R C P<0>
R649		T8TDP_980	T8TDP	TBT A D2R C N<0>
R650	TBT_AUXDDC	T8TDP_980	T8TDP	TBT A D2R1 AUXDDC P
R650	TBT_AUXDDC	T8TDP_980	T8TDP	TBT A D2R1 AUXDDC N
R649	TBT_AUXCH	DP_850	DISPLAYPORT	DP T8TPA AUXCH C P
R649	TBT_AUXCH	DP_850	DISPLAYPORT	DP T8TPA AUXCH C N
R649		DP_850	DISPLAYPORT	DP T8TPA AUXCH P
R649		DP_850	DISPLAYPORT	DP T8TPA AUXCH N
Port B				
R649	TBT_R2D_RVSD	T8TDP_980	T8TDP	TBT B R2D C P<1>
R649	TBT_R2D_RVSD	T8TDP_980	T8TDP	TBT B R2D C N<1>
R649		T8TDP_980	T8TDP	TBT B R2D P<1>
R649		T8TDP_980	T8TDP	TBT B R2D N<1>
R649	TBT_R2D	T8TDP_980	T8TDP	TBT B R2D C P<0>
R649	TBT_R2D	T8TDP_980	T8TDP	TBT B R2D C N<0>
R649		T8TDP_980	T8TDP	TBT B R2D P<0>
R649		T8TDP_980	T8TDP	TBT B R2D N<0>
R649	DP_ML1	DP_850	DISPLAYPORT	DP T8TPB ML C P<1>
R649	DP_ML1	DP_850	DISPLAYPORT	DP T8TPB ML C N<1>
R649		DP_850	DISPLAYPORT	DP T8TPB ML P<1>
R649		DP_850	DISPLAYPORT	DP T8TPB ML N<1>
R649	DP_ML3_RVSD	DP_850	DISPLAYPORT	DP T8TPB ML C P<3>
R649	DP_ML3_RVSD	DP_850	DISPLAYPORT	DP T8TPB ML C N<3>
R649		DP_850	DISPLAYPORT	DP T8TPB ML P<3>
R649		DP_850	DISPLAYPORT	DP T8TPB ML N<3>
R649	DP_LSX	DP_850	DISPLAYPORT	DP B LSX ML P<1>
R649	DP_LSX	DP_850	DISPLAYPORT	DP B LSX ML N<1>
R649	TBT_D2R1_RVSD	T8TDP_980	T8TDP	TBT B D2R P<1>
R649	TBT_D2R1_RVSD	T8TDP_980	T8TDP	TBT B D2R N<1>
R649		T8TDP_980	T8TDP	TBT B D2R C P<1>
R649		T8TDP_980	T8TDP	TBT B D2R C N<1>
R649	TBT_D2R8_RVSD	T8TDP_980	T8TDP	TBT B D2R P<0>
R649	TBT_D2R8_RVSD	T8TDP_980	T8TDP	TBT B D2R N<0>
R649		T8TDP_980	T8TDP	TBT B D2R C P<0>
R649		T8TDP_980	T8TDP	TBT B D2R C N<0>
R649	TBT_AUXDDC	T8TDP_980	T8TDP	TBT B D2R1 AUXDDC P
R649	TBT_AUXDDC	T8TDP_980	T8TDP	TBT B D2R1 AUXDDC N
R649	TBT_AUXCH	DP_850	DISPLAYPORT	DP T8TPB AUXCH C P
R649	TBT_AUXCH	DP_850	DISPLAYPORT	DP T8TPB AUXCH C N
R649		DP_850	DISPLAYPORT	DP T8TPB AUXCH P
R649		DP_850	DISPLAYPORT	DP T8TPB AUXCH N

SYNC MASTER=J70 NICK		SYNC DATE=10/22/2013	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.		DRAWING NUMBER	D
		051-1407	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	121 OF 123
		SHEET	80 OF 81

